-
1.
公开(公告)号:EP4513823A1
公开(公告)日:2025-02-26
申请号:EP22944872.5
申请日:2022-06-01
Applicant: MITSUBISHI ELECTRIC CORPORATION
Inventor: SAKAGAMI, Yusuke , TANIGUCHI, Sachiko , TOMISAWA, Toshiaki , SAKAGUCHI, Naotaka
IPC: H04L7/00
Abstract: A transfer device (10) sets each of a plurality of ports that receive time information transmitted from a master device (40) via different transfer devices (10), as a subject port. The transfer device (10) calculates a cumulative frequency deviation which is a cumulative value of a frequency deviation from the master device (40), for the subject port. The transfer device (10) decides from among the plurality of ports, a time synchronization port based on the cumulative frequency deviation. The transfer device (10) updates the local time based on the time information received by the decided time synchronization port.
-
公开(公告)号:EP4507244A1
公开(公告)日:2025-02-12
申请号:EP23191118.1
申请日:2023-08-11
Applicant: Universiteit Gent , Imec VZW
Inventor: VERBEKE, Marijn
IPC: H04L7/00
Abstract: Example embodiments describe a method and a circuitry to perform clock and data recovery, CDR. The method comprises the steps of obtaining an analogue communication signal characterized by a symbol frequency F symbol ; performing an analogue-to-digital conversion of the analogue communication signal according to a sampling rate F sample targeting F symbol *(M/L) thereby obtaining a digital signal; up-sampling the digital signal by L; filtering the up-sampled digital signal with filter coefficients of a finite impulse response, FIR, filter to perform a fractionally-spaced equalisation; down-sampling the filtered digital signal by M resulting in a recovered digital signal; obtaining intermediate filter coefficients for the FIR filter; determining a phase error based on the recovered digital signal; interpolating the intermediate filter coefficients based on the phase error to compensate for the phase error, resulting in interpolated filter coefficients; and updating the filter coefficients of the FIR filter with the interpolated filter coefficients.
-
公开(公告)号:EP4500771A1
公开(公告)日:2025-02-05
申请号:EP23777542.4
申请日:2023-03-30
Applicant: Synchronicity Media AS
Inventor: BAILEY, John Christopher , CASTRO, Dominic Antonio , LUCHS, Gary Steven , ARREDONDO, Martin Duarte , SECORD, Gregory Mark , WILHELMSEN, Arne
IPC: H04L7/00 , H04L65/403
-
公开(公告)号:EP4030679B1
公开(公告)日:2024-11-06
申请号:EP20868237.7
申请日:2020-09-21
Inventor: ZHOU, Xingwang , LI, Feng , LI, Yizhou , HE, Jianfei , JI, Chaoyang
-
公开(公告)号:EP3857742B1
公开(公告)日:2024-10-23
申请号:EP19817901.2
申请日:2019-11-19
Inventor: ZHOU, Xiang , LIU, Hong
-
6.
公开(公告)号:EP4445521A1
公开(公告)日:2024-10-16
申请号:EP22829932.7
申请日:2022-12-08
Applicant: Q*Bird B.V.
IPC: H04B10/077 , G06F1/04 , H04B10/70 , H04L7/00 , H04L9/08
-
公开(公告)号:EP4436124A1
公开(公告)日:2024-09-25
申请号:EP22906019.9
申请日:2022-10-09
Applicant: ZTE Corporation
Inventor: HAN, Yufang , YU, Jinghai , ZHU, Xiangyang
IPC: H04L43/0852 , H04L7/00
CPC classification number: H04L43/0852 , H04L7/00
Abstract: Provided are an information measurement method and apparatus. The information measurement method includes: receiving, by a second network device, a cycle offset measurement message sent by a first network device adjacent to the second network device at a starting moment of a scheduling cycle, wherein the cycle offset measurement message comprises a field representing a cycle length of the scheduling cycle; and determining, by the second network device, a cycle offset of the scheduling cycle between the first network device and the second network device according to a receiving moment at which the second network device receives the cycle offset measurement message, the cycle length of the scheduling cycle, and a link latency between the first network device and the second network device. By means of the embodiments of the present disclosure, a scheduling cycle offset between network devices can be measured and acquired, and necessary information can be provided for accurate calculation and planning of a service with a low latency and low jitter requirement, thereby effectively improving a utilization rate of network resources.
-
公开(公告)号:EP4418602A1
公开(公告)日:2024-08-21
申请号:EP21967269.8
申请日:2021-12-10
Applicant: MITSUBISHI ELECTRIC CORPORATION
Inventor: TANIGUCHI, Sachiko , MATSUSHITA, Ryuma , TAJIRI, Yusuke
IPC: H04L7/00
CPC classification number: H04J3/0667 , H04J3/0641
Abstract: A transfer apparatus (10) includes a Pdelay message reception process (101), a Sync/Follow up message reception process (102), an Announce message reception process (103), a Sync reception/transmission guard management process (104), a delay measurement arithmetic process (105), a time synchronization arithmetic process (106), a time selection arithmetic process (107), and a frame transmission process (108). The transfer apparatus (10) monitors a reception state of an Announce message (61) that notifies of time source information for each port, and in a case where, based on monitoring, a state of a time source worsened as in when reliability of time is reduced and the like, a Sync/Follow_up message (51) for time synchronization is made so as not to be transferred. By the above, the transfer apparatus (10) makes a time out of the Sync/Follow_up message (51) occur and worsening of the time source is notified to a different apparatus at high speed.
-
公开(公告)号:EP4235362B1
公开(公告)日:2024-08-21
申请号:EP23175032.4
申请日:2017-09-08
IPC: G06F13/42 , G06F1/32 , G06F13/16 , H04L7/033 , G06F1/04 , G06F1/12 , H04L7/00 , G06F1/3237 , H03L7/07 , H03L7/091 , H04L25/08 , H04L25/14
CPC classification number: G06F1/12 , H04L7/0004 , H04L7/0012 , H04L7/033 , H04L25/085 , H04L25/14 , H03L7/07 , H03L7/091 , G06F13/4286 , G06F13/1689 , G06F1/3237 , G06F13/4291 , Y02D10/00
-
-
-
-
-
-
-
-
-