-
公开(公告)号:EP3641310B1
公开(公告)日:2024-12-25
申请号:EP18816657.3
申请日:2018-05-18
Inventor: GUO, Yaoyao , MAO, Xunan , GU, Chenchen , GAO, Xinwei , ZHANG, Tao
IPC: H04N19/107 , H04N19/139 , H04N19/142 , H04N19/172 , H04N19/114
-
公开(公告)号:EP3639516B1
公开(公告)日:2024-09-25
申请号:EP18735478.2
申请日:2018-06-11
IPC: H04N19/172 , H04N19/114 , H04N21/2343 , H04N21/262 , H04N21/438
CPC classification number: H04N21/23439 , H04N21/26275 , H04N21/4384 , H04N19/172 , H04N19/114
-
公开(公告)号:EP4364410A1
公开(公告)日:2024-05-08
申请号:EP22747492.1
申请日:2022-06-28
Applicant: ARRIS Enterprises LLC
Inventor: VAN VELDHUISEN, Brenda L.
IPC: H04N19/114 , H04N19/159 , H04N19/172 , H04N19/177 , H04N19/40
CPC classification number: H04N19/114 , H04N19/172 , H04N19/177 , H04N19/159 , H04N19/40
-
公开(公告)号:EP3624045B1
公开(公告)日:2024-01-10
申请号:EP19202592.2
申请日:2013-08-14
Inventor: MILLER, Brian, Edward , CHAU, Joey , PAYYAVULA, Govinda
IPC: G06T1/00 , A61B34/30 , A61B1/00 , A61B90/00 , G06T3/00 , H04N19/172 , H04N19/114 , H04N19/137 , H04N19/164 , H04N21/24 , H04N21/2187 , H04N21/2662
-
公开(公告)号:EP3329391B1
公开(公告)日:2021-01-06
申请号:EP15899946.6
申请日:2015-07-31
Inventor: LI, Jia-Yang , YIN, Tong-Ning
IPC: H04N19/107 , G06F16/28 , H04N19/172 , H04N19/136 , H04N19/142 , H04N19/85 , H04N19/114
-
公开(公告)号:EP3354022B1
公开(公告)日:2020-09-02
申请号:EP16775937.2
申请日:2016-09-21
Applicant: Qualcomm Incorporated
Inventor: HENDRY, Fnu , WANG, Ye-Kui
IPC: H04N19/114 , H04N19/31 , H04N21/2343 , H04N21/845 , H04N19/70 , H04N19/187
-
7.
公开(公告)号:EP3688990A1
公开(公告)日:2020-08-05
申请号:EP18783337.1
申请日:2018-09-26
Applicant: Qualcomm Incorporated
Inventor: LEE, Sungwon , CHIEN, Wei-Jung , RAMASUBRAMONIAN, Adarsh Krishnan , COBAN, Muhammed Zeyd , CHEN, Jianle , CHEN, Yi-Wen , KARCZEWICZ, Marta
IPC: H04N19/31 , H04N19/70 , H04N19/107 , H04N19/114 , H04N19/187
-
8.
公开(公告)号:EP3651464A1
公开(公告)日:2020-05-13
申请号:EP18827343.7
申请日:2018-05-14
Inventor: MAO, Xunan , GUO, Yaoyao , GU, Chenchen , GAO, Xinwei , GUO, Licai , SHI, Yongfang , GAO, Anlin , DENG, Haibo , LV, Jing
IPC: H04N19/146 , H04N19/114
Abstract: Embodiments of this application disclose a data coding method and apparatus, a storage device, and a terminal device that are applied to the field of information processing technologies. The method includes: determining, by a data transmitting-end, a length of a first bit-rate-control-unit data frame according to an actual requirement, determining a first target bit rate of a first bit-rate-control-unit, then adjusting the first target bit rate according to a first difference value between a real bit rate of a data frame of a previous bit-rate-control-unit (that is, a second bit-rate-control-unit) and a second target bit rate of the data frame of the previous bit-rate-control-unit, and coding the first bit-rate-control-unit data frame according to the adjusted first target bit rate. According to the embodiments of this application, the length of the first bit-rate-control-unit data frame can be flexibly set, and the first target bit rate is adjusted according to an actual coding case of the previous bit-rate-control-unit data frame, so that after the first bit-rate-control-unit is coded according to the adjusted first target bit rate, a requirement for a stable bit rate in any duration, particularly, in a short time, is satisfied.
-
公开(公告)号:EP3396961A1
公开(公告)日:2018-10-31
申请号:EP17167732.1
申请日:2017-04-24
Applicant: Axis AB
Inventor: Edpalm, Viktor , Toresson, Alexander , Martins, Alexandre
IPC: H04N19/61 , H04N19/114 , H04N19/124 , H04N19/146 , H04N19/179
CPC classification number: H04N19/146 , H04N19/114 , H04N19/124 , H04N19/169 , H04N19/179 , H04N19/40 , H04N19/61
Abstract: A method of controlling output bitrate of a video encoder encoding a video sequence is disclosed. The method comprises setting a long-term bit budget (S1) for a time period of at least one day for output of the video encoder, and determining a first allowable bitrate (S2) based on the long-term bit budget. The method further comprises determining an instantaneous bit restriction (S3) for output of the video encoder, and determining a second allowable bitrate (S4) based on the instantaneous bit restriction. Output bitrate is controlled (S5) based on the first allowable bitrate and the second allowable bitrate, such that the long-term bit budget, the first allowable bitrate and the second allowable bitrate are complied with. A computer program product, a bitrate controller, a camera, and a network video recorder are also disclosed.
-
公开(公告)号:EP3095249B1
公开(公告)日:2018-07-25
申请号:EP14702465.7
申请日:2014-01-17
Applicant: Telefonaktiebolaget LM Ericsson (publ)
Inventor: JONES, Anthony
IPC: H04N21/234 , H04N21/2343 , H04N19/172 , H04N19/107 , H04N19/114 , H04N19/142 , H04N21/845
CPC classification number: H04N21/6125 , G06K9/00765 , G11B27/10 , H04N19/107 , H04N19/114 , H04N19/142 , H04N19/172 , H04N21/23418 , H04N21/234381 , H04N21/23439 , H04N21/6379 , H04N21/8456
Abstract: Media content comprises video. The video comprises a sequence of scenes comprising pictures. The media content comprises segments. A method determines when a scene change between a first scene and a second, subsequent, scene occurs within a predetermined proximity to a boundary between segments. When a scene change occurs within a predetermined proximity of an end of a segment, at least a first picture in the second scene is discarded and an additional picture is inserted in the first scene. When a scene change occurs within a predetermined proximity of a start of a segment, at least one picture in the first scene is discarded and an additional picture is inserted in the second scene. The additional picture can be a repeat or a copy of an existing picture, or it can be based on at least one existing picture in the first scene, such as by interpolation.
-
-
-
-
-
-
-
-
-