-
公开(公告)号:US11921784B2
公开(公告)日:2024-03-05
申请号:US17564413
申请日:2021-12-29
Applicant: Advanced Micro Devices, Inc.
Inventor: Ganesh Dasika , Michael Ignatowski , Michael J Schulte , Gabriel H Loh , Valentina Salapura , Angela Beth Dalton
IPC: G06F15/80 , G06F16/901
CPC classification number: G06F16/9024 , G06F15/8046
Abstract: An accelerator device includes a first processing unit to access a structure of a graph dataset, and a second processing unit coupled with the first processing unit to perform computations based on data values in the graph dataset.
-
公开(公告)号:US20220365725A1
公开(公告)日:2022-11-17
申请号:US17741403
申请日:2022-05-10
Applicant: Advanced Micro Devices, Inc.
Inventor: Michael Ignatowski , Valentina Salapura , Ganesh Dasika , Gabriel H Loh
IPC: G06F3/06
Abstract: A method includes receiving from a compute element a command for performing a requested operation on data stored in a memory device, and in response to receiving the command, performing the requested operation by generating a plurality of memory access requests based on the command and issuing the plurality of memory access requests to the memory device.
-
公开(公告)号:US10671722B2
公开(公告)日:2020-06-02
申请号:US15230388
申请日:2016-08-06
Applicant: Advanced Micro Devices, Inc.
Inventor: Gabriel H Loh , Maurice B Steinman
Abstract: A host system-on-chip (SoC) includes a network on chip (NoC) for transmitting local traffic between internal blocks of the SoC, an external processor link for receiving messages at the host SoC from an untrusted device. A traffic controller in the host SoC that is coupled with the external processor link monitors an amount of external traffic from the untrusted device over a set of one or more time intervals, detects a violation of a traffic policy based on the amount of external traffic, and in response to detecting the violation, reduces traffic in the NoC resulting from the messages from the untrusted device.
-
公开(公告)号:US10540290B2
公开(公告)日:2020-01-21
申请号:US15139902
申请日:2016-04-27
Applicant: ATI Technologies ULC , Advanced Micro Devices, Inc.
Inventor: Gabriel H Loh , Jimshed Mirza
IPC: G06F12/00 , G06F12/1027 , G06F12/1009
Abstract: Methods and apparatus obtain one or more system page table entries that represent virtual system (e.g., memory) page to physical system page translations. A number of the obtained system page table entries that can be encoded in each of a plurality of translation lookaside buffer (TLB) entry encoding formats are determined. The method and apparatus may select one of the TLB entry encoding formats that encode a number of the obtained system page table entries. The method and apparatus may encode a number of obtained system page table entries in the TLB entry encoding format selected into a compressed encoding format TLB entry. The method and apparatus may associate the compressed encoding format TLB entry with an encoding format indication of the encoding format selected. The method and apparatus may decode a compressed encoding format TLB entry based on a determined TLB entry encoding format.
-
公开(公告)号:US12248516B2
公开(公告)日:2025-03-11
申请号:US18436116
申请日:2024-02-08
Applicant: Advanced Micro Devices, Inc.
Inventor: Ganesh Dasika , Michael Ignatowski , Michael J Schulte , Gabriel H Loh , Valentina Salapura , Angela Beth Dalton
IPC: G06F15/80 , G06F16/901
Abstract: An accelerator device includes a first processing unit to access a structure of a graph dataset, and a second processing unit coupled with the first processing unit to perform computations based on data values in the graph dataset.
-
公开(公告)号:US12165981B2
公开(公告)日:2024-12-10
申请号:US17556346
申请日:2021-12-20
Applicant: ADVANCED MICRO DEVICES, INC.
Inventor: Gabriel H Loh , Raja Swaminathan , Rahul Agarwal , Brett P. Wilkerson
IPC: H01L23/538 , G05F1/575 , H01L25/065 , H01L27/06
Abstract: A semiconductor package includes a package substrate having a first surface and an opposing second surface, and further includes an integrated circuit (IC) die disposed at the second surface and having a third surface facing the second surface and an opposing fourth surface. The IC die has a first region comprising one or more metal layers and circuit components for one or more functions of the IC die and a second region offset from the first region in a direction parallel with the third and fourth surfaces. The semiconductor package further includes a voltage regulator disposed at the fourth surface in the second region and having an input configured to receive a supply voltage and an output configured to provide a regulated voltage, and also includes a conductive path coupling the output of the voltage regulator to a voltage input of circuitry of the IC die.
-
公开(公告)号:US11275829B2
公开(公告)日:2022-03-15
申请号:US16857058
申请日:2020-04-23
Applicant: Advanced Micro Devices, Inc.
Inventor: Gabriel H Loh , Maurice B Steinman
Abstract: An apparatus includes an external device for causing messages to be transmitted with local traffic between internal blocks of a host system-on-chip (SoC) via a network on chip (NoC) in the host SoC, the transmitted messages including one or more memory requests directed to a memory of the host SoC, violating a traffic policy for a first time interval by transmitting a number of messages that exceeds a maximum threshold of for the first time interval, where the SoC monitors an amount of external traffic from an untrusted device transmitted over the NoC over a set of one or more time intervals including the first time interval, and in response to detection of the violation by the host SoC, reducing an amount of traffic transmitted via the NoC. The apparatus also includes an external processor link for transmitting the messages from the external device to the host SoC.
-
-
-
-
-
-