-
公开(公告)号:US06957179B2
公开(公告)日:2005-10-18
申请号:US09982094
申请日:2001-10-18
Applicant: Anthony Debling
Inventor: Anthony Debling
CPC classification number: G06F13/105
Abstract: There is disclosed a method of communicating with an integrated circuit chip having plural components thereon, the components including digital processing circuitry and an on-chip emulator connected to the digital processing circuitry for initiating command and control sequences for the digital processing circuitry in response to externally applied signals or in response to detected states of the digital processing circuitry. The method comprising of providing a universal serial bus having first and second ends, the first end being connected to the on-chip emulator; providing a computer device having a digital processor, a universal serial bus port connected to the second end of the universal serial bus, and a second port for connection to a communication channel; assigning at least one of the components with a respective address; sending a remote procedure call from the component over the universal serial bus to the computer device, the remote procedure call including data indicative of the address of the component; in response thereto, causing the computer device to generate a socket call over the communication channel thereby creating a first socket at the computer device and a second socket at a computer connected to the communication channel; in the computer device, receiving a response at the first socket; and sending information derived from the response over the universal serial bus to the component.
Abstract translation: 公开了一种与其上具有多个部件的集成电路芯片进行通信的方法,所述组件包括数字处理电路和连接到数字处理电路的片上仿真器,用于响应于外部来启动用于数字处理电路的命令和控制序列 应用信号或响应于数字处理电路的检测状态。 该方法包括提供具有第一和第二端的通用串行总线,第一端连接到片上仿真器; 提供具有数字处理器,连接到通用串行总线的第二端的通用串行总线端口和用于连接到通信信道的第二端口的计算机设备; 将至少一个组件分配给相应的地址; 通过所述通用串行总线将所述组件的远程过程调用发送到所述计算机设备,所述远程过程调用包括指示所述组件的地址的数据; 响应于此,使得计算机设备通过通信信道生成套接字呼叫,从而在计算机设备处创建第一插座,并在连接到通信信道的计算机上产生第二插座; 在所述计算机设备中,在所述第一套接字处接收响应; 并将通过通用串行总线的响应导出的信息发送到组件。
-
公开(公告)号:US07031903B2
公开(公告)日:2006-04-18
申请号:US09981664
申请日:2001-10-16
Applicant: Anthony Debling
Inventor: Anthony Debling
IPC: G06F9/455
CPC classification number: G06F11/3636 , G06F11/3656
Abstract: A communication device for a target integrated circuit chip having a digital processor, an on-chip emulator for controlling the digital processor and for collecting operation data from the digital processor for communicating to off-chip circuitry, and a target on-chip universal serial bus interface connected to the on-chip emulator, the communication device including an Ethernet port, an universal serial bus port and a further integrated circuit chip having on-chip universal serial bus interface, the on-chip Ethernet interface being connected to the Ethernet port, the interfaces being connected to the processing circuitry for translating between Ethernet protocol data on an Ethernet bus connected to the Ethernet port and universal serial bus data for the target on-chip universal serial bus interface.
Abstract translation: 一种用于具有数字处理器的目标集成电路芯片的通信装置,用于控制数字处理器并用于从数字处理器收集操作数据以用于与芯片外电路进行通信的片上仿真器,以及目标片上通用串行总线 接口连接到片上仿真器,通信设备包括以太网端口,通用串行总线端口和具有片上通用串行总线接口的另外的集成电路芯片,片上以太网接口连接到以太网端口, 该接口连接到处理电路,用于在连接到以太网端口的以太网总线上的以太网协议数据和用于目标片上通用串行总线接口的通用串行总线数据之间进行转换。
-
公开(公告)号:US06973592B2
公开(公告)日:2005-12-06
申请号:US09981646
申请日:2001-10-16
Applicant: Anthony Debling
Inventor: Anthony Debling
CPC classification number: G06F11/3656
Abstract: An integrated circuit chip comprising embedded digital processor and an on-chip emulation device coupled to said digital signal processor, said emulation device being operable to control said digital processor and to collect information about the operation of said digital processor, the on-chip emulation device having a communication port for off-chip communication, the chip further comprising an on-chip interface having a first port connected to said communication port of said on-chip emulation device and a second port for connection to a non-proprietary bus wherein said interface is operable to convert between a format suitable for said on-chip emulation device and a format suitable for said non-proprietary bus.
Abstract translation: 一种包括嵌入式数字处理器和耦合到所述数字信号处理器的片上仿真装置的集成电路芯片,所述仿真装置可操作以控制所述数字处理器并且收集关于所述数字处理器,片上仿真装置的操作的信息 具有用于片外通信的通信端口,所述芯片还包括片上接口,其具有连接到所述片上仿真装置的所述通信端口的第一端口和用于连接到非专有总线的第二端口,其中所述接口 可操作以在适合于所述片上仿真设备的格式和适用于所述非专有总线的格式之间进行转换。
-
公开(公告)号:US06973591B2
公开(公告)日:2005-12-06
申请号:US09981624
申请日:2001-10-16
Applicant: Anthony Debling
Inventor: Anthony Debling
CPC classification number: G06F11/261
Abstract: A debugging system comprising a host computer system and a target device, said target device having an embedded digital processor on an integrated circuit chip, an on-chip emulation device coupled to said digital processor, the on-chip emulation device being operable to control said digital processor and to collect information about the operation of said digital processor, the on-chip emulation device having a communication port operable to receive information from and emit information to the host computer system wherein said debugging system further comprises an interface on said integrated circuit chip having a first port connected to said communication port of said on-chip emulation device and a second port connected to a universal serial bus, said host computer system having a universal serial bus port connected to said universal serial bus wherein said host computer system comprises a proxy server program for managing the universal serial bus port to enable communication over said universal serial bus, and said host computer further comprises application software in use communicating with the proxy server program and hence via said universal serial bus, with the or each digital processor.
Abstract translation: 一种包括主计算机系统和目标设备的调试系统,所述目标设备在集成电路芯片上具有嵌入式数字处理器,耦合到所述数字处理器的片上仿真设备,所述片上仿真设备可操作以控制所述 数字处理器并且收集关于所述数字处理器的操作的信息,所述片上仿真设备具有可操作以从主机计算机系统接收信息并向其发送信息的通信端口,其中所述调试系统还包括所述集成电路芯片上的接口 具有连接到所述片上仿真装置的所述通信端口的第一端口和连接到通用串行总线的第二端口,所述主计算机系统具有连接到所述通用串行总线的通用串行总线端口,其中所述主计算机系统包括 代理服务器程序,用于管理通用串行总线端口,以实现所述通信 通用串行总线,并且所述主机还包括使用中的应用软件,与代理服务器程序通信,并因此通过所述通用串行总线与所述或每个数字处理器通信。
-
-
-