-
公开(公告)号:US20240220541A1
公开(公告)日:2024-07-04
申请号:US18497233
申请日:2023-10-30
Inventor: Long ZHENG , Chaoqiang LIU , Xiaofei LIAO , Hai JIN , Yu HUANG , Zhaozeng AN
IPC: G06F16/901
CPC classification number: G06F16/9024
Abstract: An FPGA-based method and system for accelerating graph construction is provided, the method including: sampling neighborhood of each vertex in stored data and recording a traversal order of the vertices; according to the vertex traversal order, grouping the vertices into blocks and processing them by block-granularity, so as to at least obtain distance values between each two sampled neighbors of vertices in each block; according to the said distance values, updating neighborhoods of the two relevant vertices; and processing all of the blocks, starting a new iteration, until a satisfying precision or a predetermined limit of the number of iterations has been reached. The present disclosure utilizes the advantages of FPGA platform including flexibility, low power consumption and high parallelism, combined with the characteristics of graph construction algorithm, thereby greatly improving construction speed and reducing processing power consumption, so as to enable large-scale graph construction task processing in the datacenter.