MEMORY SYSTEM AND METHOD OF CONTROLLING NONVOLATILE MEMORY

    公开(公告)号:US20210064288A1

    公开(公告)日:2021-03-04

    申请号:US16815594

    申请日:2020-03-11

    Abstract: According to one embodiment, a memory system writes first write data into each non-defective physical block belonging to a first write destination block group. The memory system notifies a host of a first identifier of the first write data, an address specifying the first write destination block group, a first offset indicating a top write destination physical storage location in the first write destination block group in which the first write data is written, length of the first write data, and first bitmap information including a plurality of bits, each of the bits corresponding to each of physical blocks belonging to the first write destination block group and indicating whether or not the corresponding physical block is a defective block.

    MEMORY SYSTEM AND METHOD OF CONTROLLING NONVOLATILE MEMORY

    公开(公告)号:US20220261187A1

    公开(公告)日:2022-08-18

    申请号:US17662130

    申请日:2022-05-05

    Abstract: According to one embodiment, a memory system writes first write data into each non-defective physical block belonging to a first write destination block group. The memory system notifies a host of a first identifier of the first write data, an address specifying the first write destination block group, a first offset indicating a top write destination physical storage location in the first write destination block group in which the first write data is written, length of the first write data, and first bitmap information including a plurality of bits, each of the bits corresponding to each of physical blocks belonging to the first write destination block group and indicating whether or not the corresponding physical block is a defective block.

    STORAGE DEVICE AND STORAGE SYSTEM
    3.
    发明公开

    公开(公告)号:US20240241644A1

    公开(公告)日:2024-07-18

    申请号:US18619262

    申请日:2024-03-28

    CPC classification number: G06F3/0613 G06F3/0659 G06F3/0679

    Abstract: According to one embodiment, in response to receiving, from a host, one or more second type commands, a controller of the storage device maintains the received one or more second type commands in a memory region in the storage device without completing processing of the received one or more second type commands. In response to receiving the first type command from the host, the controller completes processing of a second type command, and transmits a command completion response for the first type command to the host as a first preceding response for the first type command. In response to completion of processing of the first type command, the controller transmits a command completion response for the first type command to the host.

    STORAGE DEVICE AND STORAGE SYSTEM
    5.
    发明公开

    公开(公告)号:US20230236730A1

    公开(公告)日:2023-07-27

    申请号:US17931363

    申请日:2022-09-12

    CPC classification number: G06F3/0613 G06F3/0679 G06F3/0659

    Abstract: According to one embodiment, in response to receiving, from a host, one or more second type commands, a controller of the storage device maintains the received one or more second type commands in a memory region in the storage device without completing processing of the received one or more second type commands. In response to receiving the first type command from the host, the controller completes processing of a second type command, and transmits a command completion response for the first type command to the host as a first preceding response for the first type command. In response to completion of processing of the first type command, the controller transmits a command completion response for the first type command to the host.

Patent Agency Ranking