-
公开(公告)号:US20210201808A1
公开(公告)日:2021-07-01
申请号:US16943579
申请日:2020-07-30
Applicant: LG Display Co., Ltd.
Inventor: Jaesung YU , Chungsik KONG , Sewan LEE , Juhnsuk YOO , Jungsoo PARK , Mihee SHIN
IPC: G09G3/3266 , G09G3/3225 , G09G3/3275 , G09G3/20
Abstract: A gate driving circuit and an image display device including the gate driving circuit are provided. In some embodiments of the present disclosure, the gate driving circuit includes a plurality of stages configured to sequentially and repeatedly output a plurality of scan pulses having different pulse widths in response to a gate control signal applied from a timing controller and the plurality of stages sequentially generate the plurality of scan pulses having different pulse widths and phase-delayed in response to three-phase clock pulses among the gate control signals and sequentially supply the plurality of scan pulses to gate lines of a display panel to selectively adjust a light emission period or a color display period for each red pixel, green pixel, and blue pixel, thereby improving image quality.
-
公开(公告)号:US20190066598A1
公开(公告)日:2019-02-28
申请号:US16002630
申请日:2018-06-07
Applicant: LG DISPLAY CO., LTD.
Inventor: Jaesung KIM , Juhnsuk YOO , Jungchul KIM , Chungsik KONG , Mihee SHIN , Honggyu HAN
IPC: G09G3/3266 , H01L51/52 , G09G3/3291 , G09G3/3258 , H01L27/32
Abstract: There is provided an electroluminescence display device comprising a display panel having a display area where images are displayed and a non-display area where images are not displayed, a subpixel located in the display area, and a voltage transfer part that is located in the non-display area and transfers a reference voltage to the subpixel in response to a signal applied from outside the display panel or a signal generated on the display panel.
-
公开(公告)号:US20190066604A1
公开(公告)日:2019-02-28
申请号:US16050129
申请日:2018-07-31
Applicant: LG Display Co., Ltd.
Inventor: Chungsik KONG , Honggyu HAN , Mihee SHIN , Sewan LEE
IPC: G09G3/3291 , G11C19/28
Abstract: An organic light emitting display comprises pixels connected to gate lines, and a gate driving circuit to supply a gate signal to at least one gate line, and having stages connected to each other in a cascading way. A nth (n is a positive integer) stage of the gate driving circuit includes a Q1 node charging unit to charge a Q1 node to a turn-on voltage using first and second clock signals in reverse-phase, and a pull-up transistor to apply the turn-on voltage to an output terminal in response to a Q1 node voltage. The Q1 node charging unit includes a first charging unit to charge the Q1 node voltage to the turn-on voltage using the second clock signal; and a second charging unit to charge a Q2 node, coupled to the Q1 node, using the first clock signal in a section where the Q1 node has the turn-on voltage.
-
4.
公开(公告)号:US20140321599A1
公开(公告)日:2014-10-30
申请号:US14133243
申请日:2013-12-18
Applicant: LG DISPLAY CO., LTD.
Inventor: Sunghyun CHO , Chungsik KONG , Sungwook CHANG
IPC: G11C19/28
CPC classification number: G11C19/28 , G09G2310/0286
Abstract: Provided is a gate shift register including a plurality of stages receiving a plurality of clocks to generate gate output signals, in which an n-th stage of the stages dependently connected to each other includes an output node outputting an n-th gate output signal, a pull-up TFT switching a current flow between an input terminal of a clock having an n-th phase and the output node according to a potential of a Q node, a pull-down TFT switching the current flow between an input terminal of a low potential voltage and the output node according to a potential of a QB node, and a BTS compensation unit periodically discharging the QB node at a low potential level just after the n-th stage is reset and just until the n-th stage is set in a next frame.
Abstract translation: 提供了一种门移位寄存器,包括多个级接收多个时钟以产生门输出信号,其中相位相互连接的级的第n级包括输出第n门输出信号的输出节点, 上拉TFT根据Q节点的电位切换具有第n相的时钟的输入端和输出节点之间的电流,下拉TFT切换在 低电位电压和输出节点根据QB节点的电位,并且BTS补偿单元在第n级复位之后以低电位周期性地排出QB节点,直到第n级被设置 在下一帧。
-
-
-