公开(公告)号：US10944407B1

公开(公告)日：2021-03-09

申请号：US16892009

申请日：2020-06-03

Applicant: STMicroelectronics International N.V.

Inventor： Balwinder Singh Soni ,  Dinesh Chandra Joshi

IPC: H03L7/081 ,  H03K3/037 ,  H03L7/07

Abstract: A transmitter circuit for use in a source synchronous type interface includes a flip-flop having a data input configured to receive serial data, a clock input configured to receive a source clock and a data output coupled to a data line. A first multiplexer has a first input configured to receive the source clock, a second input configured to receive a phase shifted clock (shifted by ninety degrees from the source clock), and a clock output coupled to a clock line. A control circuit operates to control selection by the first multiplexer of the source clock as a transmit clock sent over the clock line for a delay on clock at destination implementation. Alternatively, the control circuit causes selection by the first multiplexer of the phase shifted clock as the transmit clock sent over the clock line if the system is configured for a delay on clock at source implementation.