-
公开(公告)号:US20220109415A1
公开(公告)日:2022-04-07
申请号:US17232762
申请日:2021-04-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Youngbae MOON , Woonyoung LEE , Chanbong YU , Yunseok JANG
IPC: H03F3/45 , H02H9/04 , G09G3/3275
Abstract: An output buffer circuit includes an operational amplifier configured to generate an amplifier output voltage signal based on an input voltage signal and on a compensation current, a slew rate compensating circuit configured to generate the compensation current to increase a slew rate of the amplifier output voltage signal based on a difference between the input voltage signal and a feedback voltage signal, an output path circuit connected between the operational amplifier and an output pad, the output path circuit configured to transfer the amplifier output voltage signal to generate a pad output voltage signal through the output pad, and a feedback path circuit, the feedback path circuit connected between the slew rate compensating circuit and a feedback input node that is on the output path circuit, the feedback path circuit configured to generate the feedback voltage signal.
-
公开(公告)号:US20220383790A1
公开(公告)日:2022-12-01
申请号:US17745246
申请日:2022-05-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jeeyeon EOM , Jeonghoon CHOI , Yeongshin JANG , Youngbae MOON , Woonyoung LEE
IPC: G09G3/20
Abstract: Provided is a display driving circuit including a plurality of source channels configured to provide data voltages to a plurality of data lines of a display panel, respectively; a dummy channel on one side of at least one of the source channels; and control logic configured to control operations of the source channels and the dummy channel, wherein, when failure of a first source channel from among the source channels is determined, the control logic is further configured to provide data voltages to data lines corresponding to the first source channel and second source channels, respectively, which are between the first source channel and the dummy channel, by using the second source channels and the dummy channel.
-