-
公开(公告)号：US20210356515A1
公开(公告)日：2021-11-18
申请号：US16618928
申请日：2019-05-10
Inventor： Zhixiong JIANG , Yanhong MENG
Abstract: A display panel is provided. A first metal layer is patterned to form a first electrode and a second metal layer is patterned to form a second electrode. A projection of the second electrode and a projection of the first electrode are overlapped on a substrate. A gate insulating layer is disposed between the first metal layer and the second metal layer. A test circuit layer is electrically connected to the second electrode. An electrostatic test electrode includes a first test electrode and a second test electrode. The first test electrode is electrically connected to the first electrode and the second test electrode is electrically connected to the test circuit layer. The gate insulating layer disposed in an intermediate region has an antistatic ability.
-
公开(公告)号：US20210012694A1
公开(公告)日：2021-01-14
申请号：US16616971
申请日：2019-11-12
Inventor： Zhixiong JIANG , Yanhong MENG
IPC: G09G3/20
Abstract: The present disclosure provides a stage-number reduced gate driver on array (GOA) circuit and a display device. The circuit includes one or more stages of GOA sub-circuits. Each stage of GOA sub-circuits includes a gate signal input end, an original output end, one or more sub-output ends, and one or more branching devices respectively corresponding to the one or more sub-output ends. The gate signal input end and the original output end are respectively connected to a branching node. One end of the one or more branching devices is respectively connected to the branching node. Another end of the one or more branching devices is connected to the corresponding one or more sub-output ends. The present disclosure can solve the problem of excessive length of the GOA circuit in high-resolution model which is not conducive to a narrow bezel design.
-
Search Results
2
records
(took 0.012 seconds)
