FMCW RADAR SYSTEM WITH CHIRP JITTER REDUCTION

    公开(公告)号:US20250138148A1

    公开(公告)日:2025-05-01

    申请号:US18499181

    申请日:2023-10-31

    Abstract: In described examples, a frequency modulated continuous wave (FMCW) radar includes a reference clock, a phase locked loop (PLL), a pulse generator, a counter, a chirp ramp control circuit, and a synchronization state machine. The reference clock generates a reference clock signal. The PLL generates a feedback clock signal in response to the reference clock signal, and an output signal in response to the feedback clock signal. The pulse generator outputs a chirp start pulse in response to the reference clock signal. The counter increments a count in response to the feedback clock signal. The synchronization state machine provides a chirp ramp signal to a chirp ramp control circuit in response to the reference clock signal, the feedback clock signal, the chirp start pulse, and the count. The chirp ramp control circuit causes the PLL to ramp a frequency of the output signal in response to the chirp ramp signal.

    Multi-mode crystal oscillators
    2.
    发明授权

    公开(公告)号:US09628088B2

    公开(公告)日:2017-04-18

    申请号:US14463658

    申请日:2014-08-19

    CPC classification number: H03L7/02 H04B1/40

    Abstract: Digital control of a crystal oscillator is implemented in a manner that allows frequency accuracy to be traded off dynamically with power consumption. The oscillator transitions between a less accurate/lower power mode and a high accuracy/higher power mode smoothly without requiring any external clock source during the transition. Power consumption is optimized because the crystal oscillator provides the clock source during transitions between the power modes and no other clock source is needed for these transitions. The system can also optimize the startup time and steady state power consumption independently.

    Multi-Mode Crystal Oscillators
    3.
    发明申请
    Multi-Mode Crystal Oscillators 有权
    多模式晶体振荡器

    公开(公告)号:US20150056934A1

    公开(公告)日:2015-02-26

    申请号:US14463658

    申请日:2014-08-19

    CPC classification number: H03L7/02 H04B1/40

    Abstract: Digital control of a crystal oscillator is implemented in a manner that allows frequency accuracy to be traded off dynamically with power consumption. The oscillator transitions between a less accurate/lower power mode and a high accuracy/higher power mode smoothly without requiring any external clock source during the transition. Power consumption is optimized because the crystal oscillator provides the clock source during transitions between the power modes and no other clock source is needed for these transitions. The system can also optimize the startup time and steady state power consumption independently.

    Abstract translation: 晶体振荡器的数字控制以允许频率精度被动态地消耗功率的方式来实现。 振荡器在不太准确/较低功耗模式和高精度/高功率模式之间平滑转换,而不需要任何外部时钟源。 功耗被优化,因为晶体振荡器在功率模式之间的转换期间提供时钟源,并且这些转换不需要其他时钟源。 该系统还可以独立优化启动时间和稳态功耗。

Patent Agency Ranking