-
公开(公告)号:US20210157585A1
公开(公告)日:2021-05-27
申请号:US17164448
申请日:2021-02-01
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Timothy David ANDERSON , Duc Quang BUI , Joseph ZBICIAK , Sahithi KRISHNA , Soujanya NARNUR
IPC: G06F9/30 , G06F12/0811
Abstract: A digital signal processor having at least one streaming address generator, each with dedicated hardware, for generating addresses for writing multi-dimensional streaming data that comprises a plurality of elements. Each at least one streaming address generator is configured to generate a plurality of offsets to address the streaming data, and each of the plurality of offsets corresponds to a respective one of the plurality of elements. The address of each of the plurality of elements is the respective one of the plurality of offsets combined with a base address.
-
公开(公告)号:US20190205132A1
公开(公告)日:2019-07-04
申请号:US15940283
申请日:2018-03-29
Applicant: Texas Instruments Incorporated
Inventor: Duc BUI , Dheera BALASUBRAMANIAN , Naveen BHORIA , Sahithi KRISHNA
Abstract: Disclosed embodiments relate to look up table operations implemented in a digital data processor. A look up table read instruction recalls data elements of a specified data size from table(s) and stores recalled data elements in successive slots in a destination register. Disclosed embodiments promote data elements to a larger size with selected sign or zero extension. A source operand register stores vector offsets from a table start address. A destination operand stores the results of the look up table read. The look up table instruction implies a base address register and a configuration register. The base address register stores a table base address. The configuration register sets various look up table read operation parameters.
-
公开(公告)号:US20220350542A1
公开(公告)日:2022-11-03
申请号:US17867134
申请日:2022-07-18
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Timothy David ANDERSON , Duc Quang BUI , Joseph ZBICIAK , Sahithi KRISHNA , Soujanya NARNUR , Alan DAVIS
Abstract: A method for writing data to memory that provides for generation of a predicate to disable a portion of the elements so that only the enabled elements are written to memory. Such a method may be employed to write multi-dimensional data to memory and/or may be used with a streaming address generator.
-
公开(公告)号:US20200371789A1
公开(公告)日:2020-11-26
申请号:US16422324
申请日:2019-05-24
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Timothy David ANDERSON , Duc Quang BUI , Joseph ZBICIAK , Sahithi KRISHNA , Soujanya NARNUR
IPC: G06F9/30 , G06F12/0811
Abstract: A digital signal processor having at least one streaming address generator, each with dedicated hardware, for generating addresses for writing multi-dimensional streaming data that comprises a plurality of elements. Each at least one streaming address generator is configured to generate a plurality of offsets to address the streaming data, and each of the plurality of offsets corresponds to a respective one of the plurality of elements. The address of each of the plurality of elements is the respective one of the plurality of offsets combined with a base address.
-
公开(公告)号:US20250013467A1
公开(公告)日:2025-01-09
申请号:US18892682
申请日:2024-09-23
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Timothy David ANDERSON , Duc Quang BUI , Joseph ZBICIAK , Sahithi KRISHNA , Soujanya NARNUR
IPC: G06F9/30 , G06F12/0811
Abstract: A digital signal processor having at least one streaming address generator, each with dedicated hardware, for generating addresses for writing multi-dimensional streaming data that comprises a plurality of elements. Each at least one streaming address generator is configured to generate a plurality of offsets to address the streaming data, and each of the plurality of offsets corresponds to a respective one of the plurality of elements. The address of each of the plurality of elements is the respective one of the plurality of offsets combined with a base address.
-
公开(公告)号:US20230214220A1
公开(公告)日:2023-07-06
申请号:US18120601
申请日:2023-03-13
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Timothy David ANDERSON , Duc Quang BUI , Joseph ZBICIAK , Sahithi KRISHNA , Soujanya NARNUR
IPC: G06F9/30 , G06F12/0811
CPC classification number: G06F9/3016 , G06F9/30065 , G06F12/0811 , G06F9/30098
Abstract: A digital signal processor having at least one streaming address generator, each with dedicated hardware, for generating addresses for writing multi-dimensional streaming data that comprises a plurality of elements. Each at least one streaming address generator is configured to generate a plurality of offsets to address the streaming data, and each of the plurality of offsets corresponds to a respective one of the plurality of elements. The address of each of the plurality of elements is the respective one of the plurality of offsets combined with a base address.
-
公开(公告)号:US20200371711A1
公开(公告)日:2020-11-26
申请号:US16422250
申请日:2019-05-24
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Timothy David ANDERSON , Duc Quang BUI , Joseph ZBICIAK , Sahithi KRISHNA , Soujanya NARNUR , Alan DAVIS
Abstract: A method for writing data to memory that provides for generation of a predicate to disable a portion of the elements so that only the enabled elements are written to memory. Such a method may be employed to write multi-dimensional data to memory and/or may be used with a streaming address generator.
-
-
-
-
-
-