Encoder, decoder, encoding method, and decoding method

    公开(公告)号:US11438588B2

    公开(公告)日:2022-09-06

    申请号:US16942081

    申请日:2020-07-29

    Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry in operation: determines whether the shape of a current chroma block to be split satisfies a first condition; generates one or more second candidates for a block partitioning method by eliminating one or more predetermined candidates from a plurality of first candidates for a block partitioning method when the current chroma block satisfies the first condition; selects a block partitioning method from among the one or more second candidates; and splits the current chroma block according to the block partitioning method selected.

    Encoder, decoder, encoding method, and decoding method

    公开(公告)号:US11425385B2

    公开(公告)日:2022-08-23

    申请号:US17173024

    申请日:2021-02-10

    Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry, in operation, for each coefficient of a plurality of coefficients included in a block, determines a base level relating to Context-Based Adaptive Binary Arithmetic Coding (CABAC) for the coefficient, and encodes an absolute value of the coefficient. In determining the base level, when one or more flags are used in encoding the absolute value of the coefficient, the base level is determined to be a first value, and when one or more flags are not used in the encoding, the base level is determined to be a second value that is smaller than the first value. In encoding the absolute value of the coefficient, when one or more flags are not used, a rice parameter is determined based on the base level which is equal to the second value, and the coefficient is binarized using the rice parameter.

    Encoder, decoder, encoding method, and decoding method

    公开(公告)号:US11233993B2

    公开(公告)日:2022-01-25

    申请号:US16590776

    申请日:2019-10-02

    Abstract: An encoder includes processing circuitry and a memory coupled to the processing circuitry. The processing circuitry is configured to: select a first filter for a first block based at least on a prediction mode used for the first block, the first filter including a first set of filter coefficients; select a second filter for a second block, the second filter including a second set of filter coefficients; and change values of pixels in the first block and the second block to filter a boundary between the first block and the second block, by multiplying the values of pixels in the first block by the first set of filter coefficients, respectively, and multiplying the values of pixels in the second block by the second set of filter coefficients, respectively, the pixels in the first block and the second block being arranged along a line across the boundary.

    Encoder, decoder, encoding method, and decoding method

    公开(公告)号:US11172198B2

    公开(公告)日:2021-11-09

    申请号:US16590773

    申请日:2019-10-02

    Abstract: An encoder includes processing circuitry and a memory coupled to the processing circuitry. The processing circuitry is configured to: select a first filter for a first block based at least on a block size of the first block, the first filter including a first set of filter coefficients; select a second filter for a second block based at least on a block size of the second block, the second filter including a second set of filter coefficients; and change values of pixels in the first block and the second block to filter a boundary between the first block and the second block. The first set of filter coefficients applied in the first block and the second set of filter coefficients applied in the second block are selected to be asymmetrical with respect to the boundary based on the block size of the first block and the second block.

Patent Agency Ranking