Phase lock loop (PLL) synchronization

    公开(公告)号:US11329653B2

    公开(公告)日:2022-05-10

    申请号:US17401208

    申请日:2021-08-12

    Abstract: In an embodiment, an apparatus includes a first integrated circuit (IC) chip configured to receive a timing signal and a reference clock signal; and a second IC chip configured to receive the timing signal and the reference clock signal. The first and second IC chips are configured to generate respective first and second reference time signals based on the timing signal and the reference clock signal. The first and second IC chips include a respective first phase lock loop (PLL) and second PLL. The first PLL and the second PLL are synchronized to each other based on the first reference time signal and the second reference time signal.

    ONE-DIMENSIONAL PHASED ARRAY ANTENNA AND METHODS OF STEERING SAME

    公开(公告)号:US20220109235A1

    公开(公告)日:2022-04-07

    申请号:US17405552

    申请日:2021-08-18

    Abstract: In one embodiment of the present disclosure, a method is provided for configuring an endpoint terminal for communication with a plurality of satellites in non-geosynchronous orbit. The endpoint terminal has an antenna system defining a limited field of regard for satellite communication. The antenna system is capable of gimbaling in order to move the field of regard. The method includes orienting the field of regard in a first position to communicate with a first satellite traveling in a first orbital plane; gimbaling the antenna system to move the field of regard from the first position to a second position to communicate with a second satellite traveling in a second orbital plane; establishing communication with the second satellite; and as the second satellite travels in the second orbital plane, gimbaling the antenna system to move the field of regard from the second position to a third position.

    Chip to chip time synchronization
    174.
    发明授权

    公开(公告)号:US11153067B2

    公开(公告)日:2021-10-19

    申请号:US16858673

    申请日:2020-04-26

    Abstract: In an embodiment, an apparatus includes a first integrated circuit (IC) chip configured to receive a timing signal and a reference clock signal; a second IC chip configured to receive the timing signal from the first IC chip and the reference clock signal; and a third IC chip configured to receive the timing signal from the second IC chip and the reference clock signal. The second IC chip is electrically coupled between the first and third IC chips. The first, second, and third IC chips are configured to generate respective first, second, and third reference time signals based on the timing signal and the reference clock signal. Each of the first, second, and third reference time signals is associated with a count of a number of cycles of the reference clock signal starting from a same particular cycle of the reference clock signal.

    CHANNEL AGGREGATION DIGITAL BEAMFORMING

    公开(公告)号:US20210184741A1

    公开(公告)日:2021-06-17

    申请号:US17187607

    申请日:2021-02-26

    Abstract: In an embodiment, an apparatus includes a first plurality of digital beamformers associated with a first channel, the first plurality of digital beamformers configured to encode each data beam of a first plurality of data beams of the first channel to generate an encoded first plurality of data beams; a second plurality of digital beamformers associated with a second channel different from the first channel, the second plurality of digital beamformers configured to encode each data beam of a second plurality of data beams of the second channel to generate an encoded second plurality of data beams; and a channel combiner, electrically coupled to the first and second plurality of digital beamformers, and configured to generate a combined channel comprising an aggregation of at least a portion of the encoded first plurality of data beams and at least a portion of the encoded second plurality of data beams.

    SATELLITE CONSTELLATIONS
    176.
    发明申请

    公开(公告)号:US20210070477A1

    公开(公告)日:2021-03-11

    申请号:US17102324

    申请日:2020-11-23

    Abstract: A method of communication with a non-GEO constellation of satellites, includes providing an Earth-based terminal configured for communication with a satellite constellation, and establishing communication between the Earth-based terminal and a non-GEO constellation of satellites, the non-GEO constellation of satellites including a first plurality of satellites orbiting at a first inclination, wherein each of the satellites in the first plurality of satellites is in a discrete planar orbit to form a first snake of satellites, the first snake of satellites including adjacent satellites in adjacent orbits having adjacent RAAN (Right Ascension of the Ascending Node), wherein the Earth-based terminal is positioned and configured for continuous communication with at least one satellite from the non-GEO constellation of satellites.

    Channel aggregation digital beamforming

    公开(公告)号:US10938465B1

    公开(公告)日:2021-03-02

    申请号:US16865400

    申请日:2020-05-03

    Abstract: In an embodiment, an apparatus includes a first plurality of digital beamformers associated with a first channel; a second plurality of digital beamformers associated with a second channel different from the first channel; a channel combiner, electrically coupled to the first and second plurality of digital beamformers, and configured to generate a combined channel comprising an aggregation of the encoded first plurality of data beams and the encoded second plurality of data beams, wherein the combined channel has a bandwidth that is a function of a bandwidth of one or both of the first or second channel; and a radio frequency (RF) transmission section, electrically coupled to the channel combiner, and configured to generate an output signal to be provided to a transmitting antenna based on the combined channel, wherein the RF transmission section includes a digital-to-analog converter (DAC) and a mixer.

Patent Agency Ranking