-
公开(公告)号:US08487542B2
公开(公告)日:2013-07-16
申请号:US13030129
申请日:2011-02-18
申请人: Hsu-Min Chen
发明人: Hsu-Min Chen
IPC分类号: H05B39/04
CPC分类号: H05B33/0845
摘要: A load driving apparatus is disclosed. The load driving apparatus includes a driving signal generator and a controller. The driving signal generator is used for providing a driving signal to a load. The controller is used for generating and providing a control signal to the driving signal generator. The driving signal generator generates N integer signals and M fractional signals in a driving period to form the driving signal according to the control signal. N and M are positive integers, and an amplitude of the integer signals is greater than an amplitude of each of the fractional signals.
摘要翻译: 公开了一种负载驱动装置。 负载驱动装置包括驱动信号发生器和控制器。 驱动信号发生器用于向负载提供驱动信号。 控制器用于产生并向驱动信号发生器提供控制信号。 驱动信号发生器在驱动周期内产生N个整数信号和M个分数信号,以根据控制信号形成驱动信号。 N和M是正整数,并且整数信号的幅度大于每个分数信号的振幅。
-
公开(公告)号:US20100181982A1
公开(公告)日:2010-07-22
申请号:US12402498
申请日:2009-03-12
申请人: Hsu-Min Chen , Tzu-An Lin
发明人: Hsu-Min Chen , Tzu-An Lin
IPC分类号: G05F1/10
摘要: A voltage generating apparatus for a headphone is provided, which includes a voltage generator, a charge pump circuit, an operating amplifier and a controller. The voltage generator generates a first operating voltage. The charge pump circuit receives the first operating voltage and an adjusting signal, and generates a second operating voltage according to the first operating voltage and the adjusting signal. The operating amplifier receives the first operating voltage and the second operating voltage serving as the operating voltages thereof and receives an input signal so as to generate an output signal. The controller receives the second operating voltage and a control signal, and generates the adjusting signal according to the second operating voltage and the control signal.
摘要翻译: 提供了一种用于耳机的电压产生装置,其包括电压发生器,电荷泵电路,运算放大器和控制器。 电压发生器产生第一操作电压。 电荷泵电路接收第一工作电压和调整信号,并根据第一工作电压和调整信号产生第二工作电压。 运算放大器接收第一工作电压和第二工作电压作为其工作电压,并接收输入信号以产生输出信号。 控制器接收第二工作电压和控制信号,并根据第二工作电压和控制信号产生调整信号。
-
公开(公告)号:US20080164856A1
公开(公告)日:2008-07-10
申请号:US11682881
申请日:2007-03-07
申请人: Hsu-Min Chen , Yi-Chung Chou
发明人: Hsu-Min Chen , Yi-Chung Chou
IPC分类号: G05F1/573
CPC分类号: H02M3/1588 , G05F1/573 , H02M2001/0009 , Y02B70/1466
摘要: A current sensing circuit and power supply using the same are provided. The current sensing circuit includes a transistor, a control circuit and a sensing circuit, wherein the voltage endurance capability between a drain terminal of the transistor and a gate of the transistor is larger than the voltage endurance capability between a source terminal of the transistor and the gate of the transistor. The drain terminal is coupled to an under testing current source with an external high voltage. The control circuit is coupled to the gate of the transistor to control the conduction between the drain and the source terminals. The sensing circuit receives a sensing current signal from the source terminal of the transistor and transfers thereof to be a current sensing voltage.
摘要翻译: 提供电流检测电路和使用其的电源。 电流感测电路包括晶体管,控制电路和感测电路,其中晶体管的漏极端子和晶体管的栅极之间的耐压能力大于晶体管的源极端子与晶体管的栅极之间的耐压能力 晶体管的栅极。 漏极端子与外部高电压耦合到欠测试电流源。 控制电路耦合到晶体管的栅极以控制漏极和源极端子之间的导通。 感测电路从晶体管的源极端子接收感测电流信号,并将其传送为电流感测电压。
-
公开(公告)号:US07365522B2
公开(公告)日:2008-04-29
申请号:US11532909
申请日:2006-09-19
申请人: Hsu-Min Chen , Yi-Chung Chou
发明人: Hsu-Min Chen , Yi-Chung Chou
IPC分类号: G05F1/577
CPC分类号: H02M3/1584 , H02M3/157 , H02M2001/009
摘要: A multiple output stage converter (MOSC) and an operating method thereof are provided. The MOSC includes a first transistor, a second transistor, a third transistor, and a logic control module. A terminal of the first transistor, a terminal of the second transistor, and a terminal of the third transistor are coupled to a power source via an inductor. Another terminal of the first transistor is coupled to a first output terminal. Another terminal of the second transistor is coupled to a second output terminal. Another terminal of the third transistor is coupled to a ground voltage. The logic control module is used to control the on/off state of the second transistor. The well of the second transistor is floating when the first transistor or the third transistor is on. The well of the second transistor is floated or coupled to the second output terminal when the second transistor is on.
摘要翻译: 提供了多输出级转换器(MOSC)及其操作方法。 MOSC包括第一晶体管,第二晶体管,第三晶体管和逻辑控制模块。 第一晶体管的端子,第二晶体管的端子和第三晶体管的端子经由电感器耦合到电源。 第一晶体管的另一端子耦合到第一输出端子。 第二晶体管的另一个端子耦合到第二输出端子。 第三晶体管的另一个端子耦合到接地电压。 逻辑控制模块用于控制第二晶体管的导通/截止状态。 当第一晶体管或第三晶体管导通时,第二晶体管的阱是浮置的。 当第二晶体管导通时,第二晶体管的阱浮置或耦合到第二输出端。
-
15.
公开(公告)号:US20080007984A1
公开(公告)日:2008-01-10
申请号:US11465127
申请日:2006-08-17
申请人: Hsu-Min Chen
发明人: Hsu-Min Chen
IPC分类号: H02M7/5387
CPC分类号: H02M3/157 , H02M3/1588 , Y02B70/1466
摘要: A control circuit for a power converter and the power converter using the control circuit are provided. The power converter includes an energy-storing inductor. The control circuit includes a first switch component and a duty cycle control circuit. The first switch component is coupled to the energy-storing inductor to control the energy-storing inductor to store energy. The duty cycle control circuit receives a digital value and a clock signal to count enable times of the clock signal. When the enable times of the clock signal reach the digital value, the duty cycle control circuit controls the first switch component to suspend the energy-storing inductor from storing energy.
摘要翻译: 提供了一种用于功率转换器的控制电路和使用该控制电路的功率转换器。 功率转换器包括储能电感器。 控制电路包括第一开关部件和占空比控制电路。 第一开关部件耦合到储能电感器,以控制储能电感器来存储能量。 占空比控制电路接收数字值和时钟信号以对时钟信号的使能时间进行计数。 当时钟信号的使能时间达到数字值时,占空比控制电路控制第一开关元件使储能电感器暂存储存能量。
-
16.
公开(公告)号:US20060261997A1
公开(公告)日:2006-11-23
申请号:US11453415
申请日:2006-06-14
申请人: Hsu-Min Chen
发明人: Hsu-Min Chen
IPC分类号: H03M1/12
摘要: A signal converting apparatus for integrating an analog-to-digital converter (ADC) and a digital-to-analog converter (DAC) and an integration unit thereof are provided. The present invention integrates ADC and DAC, that do not operate simultaneously, into a signal converting apparatus (SCA), wherein a control signal decides whether an analog-to-digital mode or a digital-to-analog mode is selected. By sharing the operational amplifiers and other components in the SCA, the chip area and the cost are significantly reduced. In addition, in the integration unit, by switching a plurality of capacitor sets with various capacitances, the capacitance coefficients required for switching ADC and DAC are obtained.
-
-
-
-
-