中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

31 records (took 0.07 seconds)

    Voltage encoded MAC and bus scrambling
    14.
    发明授权
    Voltage encoded MAC and bus scrambling 有权

    公开(公告)号：US11463262B2

    公开(公告)日：2022-10-04

    申请号：US16720956

    申请日：2019-12-19

    Applicant: Intel Corporation

    Inventor： Marcio Juliato ,  Shabbir Ahmed ,  Christopher Gutierrez ,  Xiruo Liu ,  Manoj Sastry ,  Liuyang Yang

    IPC: H04L9/32 ,  H04L12/40

    Abstract: Various embodiments are generally directed to providing authentication and confidentiality mechanisms for message communication over an in-vehicle network. For example, authentication data associated with a communicating node may be transmitted over the network by encoding different predefined voltage levels on top of the message bits of the message being communicated. Different voltage levels may represent different encodings, such as a bit-pair or any bit combination of the authentication data. In a further example, messaging confidentiality between at least two communicating nodes may be achieved by pseudo-randomly flipping, or scrambling, the dominant and recessive voltages of the entire message frame at the analog level based on a pseudo-random control bit sequence.

    Active attack detection in autonomous vehicle networks
    18.
    发明授权
    Active attack detection in autonomous vehicle networks 有权

    公开(公告)号：US11444961B2

    公开(公告)日：2022-09-13

    申请号：US16723142

    申请日：2019-12-20

    Applicant: Intel Corporation

    Inventor： Marcio Juliato ,  Vuk Lesi ,  Shabbir Ahmed ,  Christopher Gutierrez ,  Manoj Sastry ,  Liuyang Yang ,  Xiruo Liu

    IPC: G06F11/00 ,  H04L9/40 ,  G05B19/042 ,  G05D1/00

    Abstract: Systems, methods, computer-readable storage media, and apparatuses to provide active attack detection in autonomous vehicle networks. An apparatus may comprise a plurality of electronic control units communicably coupled by a network, and logic, at least a portion of which is implemented in hardware, the logic to: receive an indication from a first electronic control unit (ECU) of the plurality of ECUs specifying to transmit a first data frame via the network, determine, based on a message identifier (ID) of the first ECU, whether a transmit window for the first ECU is open, and permit the first ECU to transmit the first data frame via the network based on a determination that the transmit window for the first ECU is open.

    Hardware random forest: low latency, fully reconfigurable ensemble classification
    19.
    发明授权
    Hardware random forest: low latency, fully reconfigurable ensemble classification 有权

    公开(公告)号：US11409286B2

    公开(公告)日：2022-08-09

    申请号：US16718495

    申请日：2019-12-18

    Applicant: Intel Corporation

    Inventor： Marcio Juliato ,  Christopher Gutierrez ,  Shabbir Ahmed ,  Manoj Sastry ,  Liuyang Yang ,  Xiruo Liu

    IPC: G05D1/00 ,  G06N5/04 ,  G06F16/901 ,  G06K9/62

    Abstract: Systems, methods, computer program products, and apparatuses for low latency, fully reconfigurable hardware logic for ensemble classification methods, such as random forests. An apparatus may comprise circuitry for an interconnect and circuitry for a random forest implemented in hardware. The random forest comprising a plurality of decision trees connected via the interconnect, each decision tree comprising a plurality of nodes connected via the interconnect. A first decision tree of the plurality of decision trees comprising a first node of the plurality of nodes to: receive a plurality of elements of feature data via the interconnect, select a first element of feature data, of the plurality of elements of feature data, based on a configuration of the first node, and generate an output based on the first element of feature data, an operation, and a reference value, the operation and reference value specified in the configuration of the first node.

Patent Agency Ranking