METHOD OF FORMING BUS LINE DESIGNS FOR LARGE-AREA OLED LIGHTING
    12.
    发明申请
    METHOD OF FORMING BUS LINE DESIGNS FOR LARGE-AREA OLED LIGHTING 有权
    形成大面积OLED照明的总线设计方法

    公开(公告)号:US20150200233A1

    公开(公告)日:2015-07-16

    申请号:US14557939

    申请日:2014-12-02

    Abstract: Systems, and methods for the design and fabrication of OLEDs, including large-area OLEDs with metal bus lines, are provided. Various bus line design rules for large area OLED light panels may include mathematical models developed to optimize bus line design and/or layout on large area OLED light panels. For a given panel area dimension, target luminous emittance, OLED device structure and efficiency (as given by the JVL characteristics of an equivalent small area pixel), and electrical resistivity and thickness of the bus line material and electrode onto which the bus lines are disposed, a bus line pattern may be designed such that Fill Factor (FF), Luminance Uniformity (U) and Power Loss (PL) may be optimized. One general design objective may be to maximize FF, maximize U and minimize PL. Another approach may be, for example, to define minimum criteria for U and a maximum criteria for PL, and then to optimize the bus line layout to maximize FF. OLED panels including bus lines with different resistances (R1) along a length of the bus line are also described.

    Abstract translation: 提供了用于OLED的设计和制造的系统和方法,包括具有金属总线线路的大面积OLED。 大面积OLED面板的各种总线设计规则可能包括开发的数学模型,以优化大面积OLED灯板上的总线设计和/或布局。 对于给定的面板面积尺寸,目标发光度,OLED器件结构和效率(由等效小面积像素的JVL特性给出)以及布置有总线线路的总线材料和电极的电阻率和厚度 可以设计总线图案,使得可以优化填充因子(FF),亮度均匀性(U)和功率损耗(PL)。 一个总体设计目标可能是最大化FF,最大化U并最小化PL。 另一种方法可以是例如定义U的最小标准和PL的最大标准,然后优化总线布局以使FF最大化。 还描述了包括沿总线长度具有不同电阻(R1)的总线线路的OLED面板。

Patent Agency Ranking