-
公开(公告)号:US11506941B2
公开(公告)日:2022-11-22
申请号:US16491409
申请日:2019-04-03
Inventor: Lin Zhang , Hongliang Wang , Ke Dai
IPC: G02F1/1339 , G02F1/1333 , G02F1/1335
Abstract: The present disclosure relates to a display panel. The display panel may include a first substrate, a second substrate opposite the first substrate, and a frame supporting structure between the first substrate and the second substrate in a frame area of the display panel. The frame area of the display panel may surround a display area of the display panel. The frame supporting structure may include a first frame supporting portion on at least one part of a circumference of the display area, the first frame supporting portion comprises an elastic material, and an elastic recovery rate of the elastic material is above about 80%.
-
22.
公开(公告)号:US11497096B2
公开(公告)日:2022-11-08
申请号:US16990768
申请日:2020-08-11
Inventor: Jianwei Sun , Liugang Zhou , Ke Dai , Yizhan Han , Yulong Xiong , Tao Li , Xiaofeng Yin , Maoyang Zhu , Pengjun Fang
IPC: G02F1/1345 , H05B45/325 , G02F1/1362
Abstract: A source driver includes at least one data input terminal, a plurality of data output terminals, at least two control terminals and a plurality of source driving circuits. Each source driving circuit is connected to a data input terminal of the at least one data input terminal, a data output terminal of the plurality of data output terminals and the at least two control terminals. The source driving circuit is configured such that: the source driving circuit converts a format of a data signal from the data input terminal; and in response to one of different control signals that is received by all the at least two control terminals, the source driving circuit has a corresponding different output impedance, and transmits the converted data signal to the data output terminal.
-
23.
公开(公告)号:US20220350195A1
公开(公告)日:2022-11-03
申请号:US17432154
申请日:2020-11-18
IPC: G02F1/1335 , G02F1/1339 , G02F1/1337
Abstract: There are provided a display substrate, a method for manufacturing a display substrate, and a liquid crystal display panel, the display substrate includes: a color filter layer disposed on a base; at least one cover layer positioned on a side of the color filter layer away from the base and including a first cover layer which is in contact with the color filter layer; at least one optical compensation layer, where each optical compensation layer is positioned on a side of the first cover layer away from the base and is configured to compensate a phase delay of light emitted from a liquid crystal layer of the liquid crystal display panel; and a spacer positioned on the side of the first cover layer away from the base and being in contact with one of the at least one cover layer.
-
公开(公告)号:US20220327988A1
公开(公告)日:2022-10-13
申请号:US17809234
申请日:2022-06-27
Inventor: Zuquan HU , Zhenyu ZHANG , Haipeng YANG , Ke DAI
IPC: G09G3/20
Abstract: A display device, a gate drive circuit, a shift register and a control method are disclosed. The shift register includes a first shift register unit and a second shift register unit, the first shift register unit is configured to write a first control signal to the first node, and write a first clock signal to the first signal output terminal under control of a voltage of the first node; the second shift register unit is configured to write a second clock signal to the second signal output terminal under control of the voltage of the first node; during time of a frame, the first clock signal and a first input signal provided by a first signal input terminal are pulse signals, and the second clock signal is a DC signal.
-
公开(公告)号:US11455923B2
公开(公告)日:2022-09-27
申请号:US16769407
申请日:2019-11-12
Inventor: Chunxu Zhang , Ke Dai , Zhonghou Wu , Peng Jiang , Yuntian Zhang , Yafei Deng
IPC: G09G3/00 , G02F1/1362 , H01L27/12
Abstract: The present disclosure generally relates to display technologies. An array substrate includes a plurality of repeating units arranged in a first direction, each repeating unit including a plurality of connection areas and a plurality of shared testing areas arranged in an alternating manner in a row along the first direction. Each of the plurality of shared testing areas is between two adjacent connection areas and coupled to each of the two adjacent connection areas, and each of the plurality of shared testing areas includes a plurality of testing pads, a first portion of the plurality of testing pads being coupled to one of the two adjacent connection areas, a second portion of the plurality of testing pads being coupled to the other one of the two adjacent connection areas.
-
26.
公开(公告)号:US20220301491A1
公开(公告)日:2022-09-22
申请号:US17498411
申请日:2021-10-11
Inventor: Tianxun XIU , Changcheng LIU , Yanping LIAO , Yinlong ZHANG , Ming DENG , Guohuo SU , Jiantao LIU
IPC: G09G3/32
Abstract: The disclosure discloses a timing controller board, a main control board, a display device and a detection method thereof. The timing controller board outputs a second level signal transmitted by a first fixed potential signal pin to the main control board through a detection circuit when a first data signal pin outputs a first level signal; the main control board loads a second potential signal transmitted by a second fixed potential signal pin to a second data signal pin and a clock signal pin through a switching circuit upon receiving the second level signal, to cause the main control board to stop sending a data signal to the timing controller board through the second data signal pin and stop sending a clock signal to the timing controller board through the clock signal pin.
-
公开(公告)号:US11386864B2
公开(公告)日:2022-07-12
申请号:US17262137
申请日:2020-04-13
Inventor: Huiming Wang , Min Wang , Jing Ma , Peng Zhao , Xiuqin Yang
IPC: G09G3/36
Abstract: A display panel includes a plurality of source driving chips, a power management circuit, and a plurality of switching units. The power management circuit includes a first output terminal, and the first output terminal is configured to provide a digital power signal to the source driving chips; and the plurality of switching units are respectively arranged corresponding to at least one of the source driving chips, the switching units are connected to the first output terminal and the corresponding source driving chips, and at least part of the switching units are configured to turn on the corresponding source driving chips and the first output terminal in different time periods in response to different control signals.
-
公开(公告)号:US20220130869A1
公开(公告)日:2022-04-28
申请号:US17499187
申请日:2021-10-12
Inventor: Zexu LIU , Jincheng GAO , Tao ZHU , Zhiqiang HU , Qi LIU , Lixing ZHAO , Liang CHEN
IPC: H01L27/12 , G02F1/1368 , G02F1/1362 , G02F1/1343 , G02F1/1335
Abstract: A display substrate includes a base substrate; a gate metal pattern including a gate electrode of a thin film transistor and gate lines; a source-drain metal pattern including a source electrode and a drain electrode of the thin film transistor, and data lines, where the gate line cross the data line, to define a plurality of pixel regions arranged in an array form; and a first transparent metal pattern including a common electrode pattern. A minimum distance between each gate line and common electrode patterns in a row of pixel regions located in a same row as the gate line in a first direction is a first spacing, a minimum distance between the gate line and common electrode patterns in the other row of pixel regions adjacent to the gate line in the first direction is a second spacing, and the first spacing is greater than the second spacing.
-
公开(公告)号:US11250764B2
公开(公告)日:2022-02-15
申请号:US16957748
申请日:2019-12-11
Inventor: Jianwei Sun , Liugang Zhou , Yizhan Han , Tao Li , Yulong Xiong
IPC: G09G3/20
Abstract: The present disclosure provides a mura compensation device, display panel, display device, and mura compensation method, which belongs to the field of panel technology. The mura compensation device includes a first flexible circuit board and a de-mura circuit, including a storage unit for storing mura compensation data, wherein the de-mura circuit is provided in the first flexible circuit board.
-
公开(公告)号:US20210358383A1
公开(公告)日:2021-11-18
申请号:US16473076
申请日:2019-01-09
Inventor: Zuquan HU , Zhenyu ZHANG , Haipeng YANG , Ke DAI
IPC: G09G3/20
Abstract: A display device, a gate drive circuit, a shift register and a control method are disclosed. A first shift register unit of the shift register is configured to write a first control signal to a first node under control of a first input signal, write a first clock signal to a first signal output terminal; a second shift register unit of the shift register is configured to write a second control signal to the first node under control of a second input signal, write a second clock signal to a second signal output terminal; during the first frame, the first clock signal and the first input signal are pulse signals, the second clock signal and the second input signal are DC signals; during the second frame, the first clock signal and the first input signal are DC signals, the second clock signal and the second input signal are pulse signals.
-
-
-
-
-
-
-
-
-