-
公开(公告)号:US12068774B2
公开(公告)日:2024-08-20
申请号:US18312720
申请日:2023-05-05
Applicant: Texas Instruments Incorporated
Inventor: Debapriya Sahu , Rohit Chatterjee , Srinivas Venkata Veeramreddi
CPC classification number: H04B1/44 , H04L27/367
Abstract: A wireless transceiver. The transceiver includes: (i) a transmit signal path; (ii) a calibration path, comprising a conductor to connect a calibration tone into the transmit signal path; (iii) a receive signal path, comprising a first data signal path to process a first data and a second data signal path, different than the first data signal path, to process a second data; (iv) a first capacitive coupling to couple a response to the calibration tone from the transmit signal path to the first data signal path; and (v) a second capacitive coupling to couple a response to the calibration tone from the transmit signal path to the second data signal path.
-
公开(公告)号:US20230275614A1
公开(公告)日:2023-08-31
申请号:US18312720
申请日:2023-05-05
Applicant: Texas Instruments Incorporated
Inventor: Debapriya Sahu , Rohit Chatterjee , Srinivas Venkata Veeramreddi
CPC classification number: H04B1/44 , H04L27/367
Abstract: A wireless transceiver. The transceiver includes: (i) a transmit signal path; (ii) a calibration path, comprising a conductor to connect a calibration tone into the transmit signal path; (iii) a receive signal path, comprising a first data signal path to process a first data and a second data signal path, different than the first data signal path, to process a second data; (iv) a first capacitive coupling to couple a response to the calibration tone from the transmit signal path to the first data signal path; and (v) a second capacitive coupling to couple a response to the calibration tone from the transmit signal path to the second data signal path.
-
公开(公告)号:US11336180B2
公开(公告)日:2022-05-17
申请号:US17072217
申请日:2020-10-16
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Srinivas Venkata Veeramreddi
Abstract: Disclosed embodiments of a power converter include a power output stage for generating a first voltage output and an auxiliary power output stage for generating a second voltage output. The power converter further includes a pulse frequency modulation (PFM) controller for controlling the power output stage in response to the first voltage output generated by the power output stage during a first period of time in which the power output stage operates in a PFM mode, and a pulse width modulation (PWM) controller for controlling the auxiliary power output stage in response to the second voltage output generated by the auxiliary power output stage during a second period of time. At least a portion of the first period of time is concurrent with the second period of time.
-
公开(公告)号:US10069419B2
公开(公告)日:2018-09-04
申请号:US15597400
申请日:2017-05-17
Applicant: Texas Instruments Incorporated
Inventor: Srinivas Venkata Veeramreddi
Abstract: Disclosed embodiments of a power converter include a power output stage for generating a first voltage output and an auxiliary power output stage for generating a second voltage output. The power converter further includes a pulse frequency modulation (PFM) controller for controlling the power output stage in response to the first voltage output generated by the power output stage during a first period of time in which the power output stage operates in a PFM mode, and a pulse width modulation (PWM) controller for controlling the auxiliary power output stage in response to the second voltage output generated by the auxiliary power output stage during a second period of time. At least a portion of the first period of time is concurrent with the second period of time.
-
公开(公告)号:US20170338742A1
公开(公告)日:2017-11-23
申请号:US15160836
申请日:2016-05-20
Applicant: Texas Instruments Incorporated
CPC classification number: H02M3/1588 , H02M1/08 , Y02B70/1466
Abstract: A power stage for a DC-to-DC voltage converter includes a voltage input, a high-side n-channel transistor, a high-side p-channel transistor, and a low-side n-channel transistor. The voltage input is couplable to a supply voltage. The drain terminal of the high-side n-channel transistor is coupled to the voltage input and the source terminal is coupled to a first node that is couplable to an output stage of the DC-to-DC converter. The source terminal of the high-side p-channel transistor is coupled to the voltage input and the drain terminal is coupled to the first node. The drain terminal of the low-side n-channel transistor is coupled to the first node and the source terminal is coupled to a ground.
-
公开(公告)号:US09685863B2
公开(公告)日:2017-06-20
申请号:US14588111
申请日:2014-12-31
Applicant: Texas Instruments Incorporated
Inventor: Srinivas Venkata Veeramreddi
CPC classification number: H02M3/158 , H02M2001/0032 , H02M2001/008 , Y02B70/16
Abstract: A power conversion system includes, for example, a PFM controller, a PWM controller, and an auxiliary voltage output stage. The PFM controller controls a power output stage in a PFM mode in response to a power stage voltage output generated by the power output stage during a first period of time in which the power output stage is operating in the PFM mode. The PWM controller controls the power output stage in a PWM mode in response to a power stage voltage output generated by the power output stage during a second period of time in which the power output stage is operating in the PWM mode. The auxiliary voltage output stage generates an auxiliary voltage during a third period of time, where the PWM controller controls the auxiliary power output stage using the auxiliary voltage during the third period of time.
-
-
-
-
-