中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

220 records (took 0.044 seconds)

    NON-UNIFORM CONSTELLATIONS
    31.
    发明公开
    NON-UNIFORM CONSTELLATIONS 审中-公开

    公开(公告)号：US20230421427A1

    公开(公告)日：2023-12-28

    申请号：US18201897

    申请日：2023-05-25

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： Belkacem MOUHOUCHE ,  Daniel Ansorregui LOBETE ,  Hong-sil JEONG

    IPC: H04L27/34 ,  H04L1/00

    CPC classification number: H04L27/3483 ,  H04L1/0063 ,  H04L27/3405

    Abstract: A method for generating a non-uniform constellation is provided. The method comprises the step of performing a first process, the first process comprising the steps of: obtaining a first constellation defined by one or more parameter values; and generating a second constellation based on the first constellation using a second process. The second process comprises the steps of: obtaining a set of candidate constellations, wherein the set of candidate constellations comprises the first constellation and one or more modified constellations, wherein each modified constellation is obtained by modifying the parameter values defining the first constellation; determining the performance of each candidate constellation according to a predetermined performance measure; selecting the candidate constellation having the best performance as the second constellation.

    RECEIVER AND METHOD FOR PROCESSING A SIGNAL THEREOF
    32.
    发明申请
    RECEIVER AND METHOD FOR PROCESSING A SIGNAL THEREOF 有权

    公开(公告)号：US20220294559A1

    公开(公告)日：2022-09-15

    申请号：US17827883

    申请日：2022-05-30

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： Se-ho MYUNG ,  Kyung-joong KIM ,  Hong-sil JEONG

    IPC: H04L1/00 ,  H03M13/11 ,  H03M13/00 ,  H03M13/25 ,  H03M13/29 ,  H03M13/37

    Abstract: A receiver is provided. The receiver includes: a first decoder configured to decode a superposition-coded signal by using a parity check matrix to generate Low Density Parity Check (LDPC) information word bits and first parity bits corresponding to a first layer signal; an encoder configured to encode the LDPC information word bits and the first parity bits to generate second parity bits, or encode the LDPC information word bits to generate the first parity bits and the second parity bits, by using the parity check matrix; and a second decoder configured to decode a signal which is generated by removing the first layer signal, corresponding to the LDPC information word bits, the first parity bits, and the second parity bits, from the superposition-coded signal, to reconstruct bits transmitted through the second layer signal.

    TRANSMITTER AND METHOD FOR GENERATING ADDITIONAL PARITY THEREOF
    34.
    发明申请
    TRANSMITTER AND METHOD FOR GENERATING ADDITIONAL PARITY THEREOF 有权

    公开(公告)号：US20220149867A1

    公开(公告)日：2022-05-12

    申请号：US17582635

    申请日：2022-01-24

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： Hong-sil JEONG ,  Kyung-joong Kim ,  Se-ho Myung

    IPC: H03M13/11 ,  H03M13/00 ,  H04L1/00

    Abstract: A transmitter is provided. The transmitter includes: a Low Density Parity Check (LDPC) encoder configured to encode input bits to generate an LDPC codeword including the input bits and parity bits to be transmitted to a receiver in a current frame; a repeater configured to repeat, in the LDPC codeword, at least some bits of the LDPC codeword in the LDPC codeword so that the repeated bits are to be transmitted in the current frame; a puncturer configured to puncture some of the parity bits; and an additional parity generator configured to select at least some bits of the LDPC codeword including the repeated bits, and generate additional parity bits to be transmitted in a previous frame of the current frame.

    TRANSMITTER AND METHOD FOR GENERATING ADDITIONAL PARITY THEREOF
    36.
    发明申请
    TRANSMITTER AND METHOD FOR GENERATING ADDITIONAL PARITY THEREOF 有权

    公开(公告)号：US20210211227A1

    公开(公告)日：2021-07-08

    申请号：US17212389

    申请日：2021-03-25

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： Hong-sil JEONG ,  Kyung-Joong KIM ,  Se-ho MYUNG

    IPC: H04L1/00 ,  H03M13/11 ,  H03M13/25 ,  H03M13/27 ,  H03M13/37 ,  H03M13/00

    Abstract: A transmitter is provided. The transmitter includes: a Low Density Parity Check (LDPC) encoder configured to encode input bits to generate an LDPC codeword including the input bits and parity bits to be transmitted in a current frame; a parity permutator configured to perform by group-wise interleaving a plurality of bit groups configuring the parity bits based on a group-wise interleaving pattern comprising a first pattern and a second pattern; a puncturer configured to puncture some of the parity-permutated parity bits; and an additional parity generator configured to select at least some of the punctured parity bits to generate additional parity bits to be transmitted in a previous frame of the current frame, based on the first pattern and the second pattern.

    TRANSMITTER AND SHORTENING METHOD THEREOF
    38.
    发明申请
    TRANSMITTER AND SHORTENING METHOD THEREOF 有权

    公开(公告)号：US20210044304A1

    公开(公告)日：2021-02-11

    申请号：US17083636

    申请日：2020-10-29

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： Kyung-Joong KIM ,  Se-ho MYUNG ,  Hong-sil JEONG

    IPC: H03M13/11 ,  H03M13/15 ,  H03M13/25 ,  H03M13/29 ,  H03M13/00 ,  H04L1/00 ,  G06F11/10

    Abstract: A transmitter is provided. The transmitter includes: an outer encoder configured to encode input bits to generate outer-encoded bits including the input bits and parity bits; a zero padder configured to constitute Low Density Parity Check (LDPC) information bits including the outer-encoded bits and zero bits; and an LDPC encoder configured to encode the LDPC information bits, wherein the LDPC information bits are divided into a plurality of bit groups, and wherein the zero padder pads zero bits to at least some of the plurality of bit groups, each of which is formed of a same number of bits, to constitute the LDPC information bits based on a predetermined shortening pattern which provides that the some of the plurality of bit groups are not sequentially disposed in the LDPC information bits.

    TRANSMITTING APPARATUS AND INTERLEAVING METHOD THEREOF
    39.
    发明申请
    TRANSMITTING APPARATUS AND INTERLEAVING METHOD THEREOF 审中-公开

    公开(公告)号：US20190312599A1

    公开(公告)日：2019-10-10

    申请号：US16446697

    申请日：2019-06-20

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： Kyung-joong KIM ,  Se-ho MYUNG ,  Hong-sil JEONG ,  Daniel Ansorregui LOBETE ,  Belkacem MOUHOUCHE

    IPC: H03M13/27 ,  H04L1/00 ,  H03M13/11 ,  H03M13/25 ,  H03M13/00

    Abstract: A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to generate a low-density parity check (LDPC) codeword by LDPC encoding of input bits based on a parity check matrix including information word bits and parity bits, the LDPC codeword including a plurality of bit groups each including a plurality of bits; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the interleaver is further configured to interleave the LDPC codeword such that a bit included in a predetermined bit group from among the plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.

    TRANSMITTING APPARATUS AND INTERLEAVING METHOD THEREOF
    40.
    发明申请
    TRANSMITTING APPARATUS AND INTERLEAVING METHOD THEREOF 审中-公开

    公开(公告)号：US20190305880A1

    公开(公告)日：2019-10-03

    申请号：US16431247

    申请日：2019-06-04

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： Se-ho MYUNG ,  Hong-sil JEONG ,  Kyung-joong KIM

    IPC: H04L1/00 ,  H03M13/29 ,  H03M13/11 ,  H03M13/27 ,  H03M13/25

    Abstract: A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to generate a low-density parity check (LDPC) codeword by LDPC encoding based on a parity check matrix; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.

Patent Agency Ranking