-
公开(公告)号:US5148056A
公开(公告)日:1992-09-15
申请号:US676780
申请日:1991-03-27
申请人: Kevin W. Glass , Ashok Nagarajan
发明人: Kevin W. Glass , Ashok Nagarajan
IPC分类号: H03K19/003
CPC分类号: H03K19/00361
摘要: An output buffer circuit is disclosed that has optimized ground bounce characteristics while maintaining low propagation delay. The output buffer may be incorporated within an integrated circuit and may be embodied in either inverting or non-inverting and in either enabling and non-enabling configurations. The output buffer circuit includes a feedback means coupled to the output terminal of the output buffer and to a pull-down transistor. The feedback means provides a feedback voltage to the gate of the pull-down transistor to regulate the derivative of source current with respect to time. The feedback means includes a pair of field effect transistors and either an inverter gate or a NOR gate coupled across one of the feedback field effect transistors.
摘要翻译: 公开了一种具有优化的地面反弹特性同时维持低传播延迟的输出缓冲电路。 输出缓冲器可以并入集成电路中,并且可以以反相或非反相以及启用和非启用配置来体现。 输出缓冲器电路包括耦合到输出缓冲器的输出端子和下拉晶体管的反馈装置。 反馈装置向下拉晶体管的栅极提供反馈电压以调节源极电流相对于时间的导数。 反馈装置包括一对场效应晶体管,以及耦合在反馈场效应晶体管之一上的反相器门或或非门。