公开(公告)号：US5754825A

公开(公告)日：1998-05-19

申请号：US444779

申请日：1995-05-19

申请人： Brain S. Hausauer ,  Siamak Tavallaei

发明人： Brain S. Hausauer ,  Siamak Tavallaei

IPC分类号： G06F12/02 ,  G06F13/28 ,  G06F9/30 ,  G06F1/04

CPC分类号： G06F13/28 ,  G06F12/0215

摘要： An apparatus is disclosed for predicting and making available in advance certain information, namely the address signals from an expansion bus, so as to relax the timing requirement of the burst transfer cycle. A decoder responds to the control signals of the expansion bus to detect the start and the end of a burst transfer cycle. The decoder controls a counter, which stores the initial address signals of the expansion bus at the start of the burst transfer cycle and predicts the initial address signals by incrementing the address signals during the burst transfer cycle. A multiplexer couples either the predicted address signal to the multiplexer output during the burst transfer cycle or the address signal of the EISA bus to the multiplexer output when the computer system is not performing the EMB burst transfer cycle. In another aspect of the present invention, the low order address signal of the bus is predicted using a second counter. The output of the second counter is merged into the low order address signal of the bus interface devices to properly index the second word of the burst transfer cycle.