-
公开(公告)号:US20080082899A1
公开(公告)日:2008-04-03
申请号:US11542007
申请日:2006-09-29
申请人: Khellah Muhammad , Dinesh Somasekhar , Yibin Ye , Nam Sung Kim , Vivek De
发明人: Khellah Muhammad , Dinesh Somasekhar , Yibin Ye , Nam Sung Kim , Vivek De
IPC分类号: G11C29/00
CPC分类号: G11C29/42 , G11C11/4125 , G11C11/417 , G11C29/02 , G11C29/021 , G11C29/028 , G11C29/12005 , G11C29/50 , G11C2029/0409 , G11C2029/0411 , G11C2029/5004
摘要: For one disclosed embodiment, an apparatus comprises memory circuitry including memory cells, error detection circuitry to detect error in data stored by memory cells of the memory circuitry, and supply voltage control circuitry to increase supply voltage for one or more memory cells of the memory circuitry based at least in part on detected error. Other embodiments are also disclosed.
摘要翻译: 对于一个所公开的实施例,一种装置包括存储器电路,其包括存储器单元,用于检测由存储器电路的存储器单元存储的数据中的错误的错误检测电路,以及用于增加存储器电路的一个或多个存储器单元的电源电压 至少部分地基于检测到的错误。 还公开了其他实施例。
-
公开(公告)号:US08006164B2
公开(公告)日:2011-08-23
申请号:US11542007
申请日:2006-09-29
申请人: Khellah Muhammad , Dinesh Somasekhar , Yibin Ye , Nam Sung Kim , Vivek De
发明人: Khellah Muhammad , Dinesh Somasekhar , Yibin Ye , Nam Sung Kim , Vivek De
IPC分类号: G11C29/00
CPC分类号: G11C29/42 , G11C11/4125 , G11C11/417 , G11C29/02 , G11C29/021 , G11C29/028 , G11C29/12005 , G11C29/50 , G11C2029/0409 , G11C2029/0411 , G11C2029/5004
摘要: For one embodiment, an apparatus comprises memory circuitry including memory cells, error detection circuitry to detect error in data stored by memory cells of the memory circuitry, and supply voltage control circuitry to increase supply voltage for one or more memory cells of the memory circuitry based at least in part on detected error. Other embodiments have one or more other features.
摘要翻译: 对于一个实施例,一种装置包括存储器电路,其包括存储器单元,用于检测由存储器电路的存储器单元存储的数据中的错误的错误检测电路,以及用于增加基于存储器电路的一个或多个存储器单元的电源电压的电源电压控制电路 至少部分是检测到的错误。 其他实施例具有一个或多个其他特征。
-
公开(公告)号:US20110307761A1
公开(公告)日:2011-12-15
申请号:US13215949
申请日:2011-08-23
申请人: Khellah Muhammad , Dinesh Somasekhar , Yibin Ye , Nam Sung Kim , Vivek De
发明人: Khellah Muhammad , Dinesh Somasekhar , Yibin Ye , Nam Sung Kim , Vivek De
IPC分类号: G11C29/00
CPC分类号: G11C29/42 , G11C11/4125 , G11C11/417 , G11C29/02 , G11C29/021 , G11C29/028 , G11C29/12005 , G11C29/50 , G11C2029/0409 , G11C2029/0411 , G11C2029/5004
摘要: For one disclosed embodiment, an apparatus comprises memory circuitry including memory cells, error detection circuitry to detect error in data stored by memory cells of the memory circuitry, and supply voltage control circuitry to increase supply voltage for one or more memory cells of the memory circuitry based at least in part on detected error. Other embodiments are also disclosed.
摘要翻译: 对于一个所公开的实施例,一种装置包括存储器电路,其包括存储器单元,用于检测由存储器电路的存储器单元存储的数据中的错误的错误检测电路,以及用于增加存储器电路的一个或多个存储器单元的电源电压 至少部分地基于检测到的错误。 还公开了其他实施例。
-
-