公开(公告)号：US4982402A

公开(公告)日：1991-01-01

申请号：US306828

申请日：1989-02-03

申请人： Richard C. Beaven ,  Michael B. Evans ,  Tryggve Fossum ,  Ricky C. Hetherington ,  William R. Grundmann ,  John E. Murray ,  Ronald M. Salett

发明人： Richard C. Beaven ,  Michael B. Evans ,  Tryggve Fossum ,  Ricky C. Hetherington ,  William R. Grundmann ,  John E. Murray ,  Ronald M. Salett

IPC分类号： G06F9/38 ,  G06F11/07 ,  G06F11/14 ,  G06F11/267 ,  G06F15/16 ,  G06F15/177

CPC分类号： G06F11/2236 ,  G06F11/0724 ,  G06F11/0772 ,  G06F11/0781 ,  G06F11/1405 ,  G06F9/3863

摘要： In a multiprocessor system, an error occurring in any one of the CPUs may have an impact upon the operation of the remaining CPUs, and therefore these errors must be handled quickly. The errors are grouped into two categories: synchronous errors (those that must be corrected immediately to allow continued processing of the current instruction); and asynchronous errors (those errors that do not affect execution of the current instruction and may be handled upon completing execution of the current instruction). Since synchronous errors prevent continued execution of the current instruction, it is preferable that the last stable state conditions of the faulting CPU be restored and the faulting instruction reexecuted. These stable state conditions advantageously occur between the execution of each instruction. However, in a pipelined computer system, it is difficult to identify the beginning and ending of a selected instruction since multiple instructions are in process at the same time. Accordingly, the execution unit is selected to be the point of synchronization between error handling and instruction execution. Once the error is indentified as asynchronous or synchronous and the execution unit allows the instruction to complete or rolls back the state conditions to their preinstruction values, error analyzing software examines the condition of the suspect data latches in the CPU. A serial diagnostic link stops the system clock of the CPU and serially loads the CPU data latches into the System Processor Unit for error determination. Thereafter, the CPU system clock is restarted and the CPU resumes execution.