LIQUID CRYSTAL DISPLAY
    1.
    发明申请
    LIQUID CRYSTAL DISPLAY 有权
    液晶显示器

    公开(公告)号:US20120314163A1

    公开(公告)日:2012-12-13

    申请号:US13481446

    申请日:2012-05-25

    CPC classification number: G02F1/13394 G02F1/133514 G02F2001/13396

    Abstract: According to exemplary embodiments of the invention, a liquid crystal display is provided which includes a plurality of spacers having different heights or a different distance or different pressure tolerance from a corresponding display panel and disposed in at least two pixel areas displaying different colors. As compared with conventional techniques (e.g., disposing the spacers only in one pixel area), the disposition density of the spacer per pixel area is lowered, such that it is possible to prevent the pressure tolerance of the spacer from intensively acting only on a specific pixel. The pressure tolerance of the spacer is uniformly maintained for every pixel, so that insufficiency of the amount of dropping liquid crystal is avoided. As a result, it is possible to prevent the light leakage caused by the insufficient liquid crystal.

    Abstract translation: 根据本发明的示例性实施例,提供一种液晶显示器,其包括具有不同高度的多个间隔件或与相应的显示面板不同的距离或不同的压力容限,并且设置在显示不同颜色的至少两个像素区域中。 与常规技术相比(例如,将间隔物仅设置在一个像素区域中),每个像素区域的间隔物的配置密度降低,使得可以防止间隔物的压力公差集中地作用于特定的 像素。 对于每个像素均匀地保持间隔物的压力公差,从而避免了滴下液晶的量不足。 结果,可以防止由于液晶不足引起的漏光。

    Liquid crystal display
    2.
    发明授权
    Liquid crystal display 有权
    液晶显示器

    公开(公告)号:US09291861B2

    公开(公告)日:2016-03-22

    申请号:US13481446

    申请日:2012-05-25

    CPC classification number: G02F1/13394 G02F1/133514 G02F2001/13396

    Abstract: According to exemplary embodiments of the invention, a liquid crystal display is provided which includes a plurality of spacers having different heights or a different distance or different pressure tolerance from a corresponding display panel and disposed in at least two pixel areas displaying different colors. As compared with conventional techniques (e.g., disposing the spacers only in one pixel area), the disposition density of the spacer per pixel area is lowered, such that it is possible to prevent the pressure tolerance of the spacer from intensively acting only on a specific pixel. The pressure tolerance of the spacer is uniformly maintained for every pixel, so that insufficiency of the amount of dropping liquid crystal is avoided. As a result, it is possible to prevent the light leakage caused by the insufficient liquid crystal.

    Abstract translation: 根据本发明的示例性实施例,提供一种液晶显示器,其包括具有不同高度的多个间隔件或与相应的显示面板不同的距离或不同的压力容限,并且设置在显示不同颜色的至少两个像素区域中。 与常规技术相比(例如,将间隔物仅设置在一个像素区域中),每个像素区域的间隔物的配置密度降低,使得可以防止间隔物的压力公差集中地作用于特定的 像素。 对于每个像素均匀地保持间隔物的压力公差,从而避免了滴下液晶的量不足。 结果,可以防止由于液晶不足引起的漏光。

    DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME
    3.
    发明申请
    DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME 有权
    显示面板及其制造方法

    公开(公告)号:US20120194451A1

    公开(公告)日:2012-08-02

    申请号:US13239182

    申请日:2011-09-21

    CPC classification number: G06F3/041 G06F3/045 G06F2203/04103

    Abstract: The display panel includes an opposite substrate and an array substrate. The opposite substrate includes a first substrate including a first surface and a second surface opposite to the first surface, a first wire electrode formed on the first surface, a first transparent electrode formed on the first surface and partially overlapping with the first wire electrode, and a common electrode formed on the second surface. The first wire on the first surface is formed before the first transparent electrode on the first surface. The array substrate includes a second substrate including a third surface facing the second surface, and a pixel layer formed on the third surface and facing the common electrode.

    Abstract translation: 显示面板包括相对的基板和阵列基板。 相对基板包括:第一基板,包括第一表面和与第一表面相对的第二表面;形成在第一表面上的第一线电极,形成在第一表面上并与第一线电极部分重叠的第一透明电极;以及 形成在第二表面上的公共电极。 第一表面上的第一线形成在第一表面上的第一透明电极之前。 阵列基板包括包括面向第二表面的第三表面的第二基板和形成在第三表面上并面向公共电极的像素层。

    Display panel and method of manufacturing the same
    4.
    发明授权
    Display panel and method of manufacturing the same 有权
    显示面板及其制造方法

    公开(公告)号:US08767167B2

    公开(公告)日:2014-07-01

    申请号:US13239182

    申请日:2011-09-21

    CPC classification number: G06F3/041 G06F3/045 G06F2203/04103

    Abstract: The display panel includes an opposite substrate and an array substrate. The opposite substrate includes a first substrate including a first surface and a second surface opposite to the first surface, a first wire electrode formed on the first surface, a first transparent electrode formed on the first surface and partially overlapping with the first wire electrode, and a common electrode formed on the second surface. The first wire on the first surface is formed before the first transparent electrode on the first surface. The array substrate includes a second substrate including a third surface facing the second surface, and a pixel layer formed on the third surface and facing the common electrode.

    Abstract translation: 显示面板包括相对的基板和阵列基板。 相对基板包括:第一基板,包括第一表面和与第一表面相对的第二表面;形成在第一表面上的第一线电极,形成在第一表面上并与第一线电极部分重叠的第一透明电极;以及 形成在第二表面上的公共电极。 第一表面上的第一线形成在第一表面上的第一透明电极之前。 阵列基板包括包括面向第二表面的第三表面的第二基板和形成在第三表面上并面向公共电极的像素层。

    Semiconductor chip ground noise immunity testing system and tester
    5.
    发明授权
    Semiconductor chip ground noise immunity testing system and tester 失效
    半导体芯片接地噪声抗扰度测试系统和测试仪

    公开(公告)号:US06429676B1

    公开(公告)日:2002-08-06

    申请号:US09458461

    申请日:1999-12-09

    CPC classification number: G01R31/31924 G01R31/3161

    Abstract: A semiconductor chip testing system comprises a tester with a predetermined number of pin drivers; high current and low current drivers are connected between the pin drivers of the tester and a ground voltage applying terminal of the semiconductor chip to be tested. Control signals are applied to the pin drivers according to a testing method of a tester to generate ground noise at the ground voltage applying terminal of the semiconductor chip, thereby performing a ground noise immunity test on the semiconductor chip. A semiconductor chip tester comprises a predetermined number of pin drivers with large current driving capacity; and a predetermined number of pin drivers with small current driving capacity, wherein ground noise control signals are applied to the pin drivers with large current driving capacity according to a test program to apply ground noise to a ground voltage applying terminal of a semiconductor chip to be tested while the semiconductor chip is tested according to the test program. Ground noise thus is induced to the semiconductor chip to ensure immunity from ground noise of the semiconductor chip. A semiconductor chip that cannot endure the higher range of ground noise during the test is classified as defective.

    Abstract translation: 半导体芯片测试系统包括具有预定数量的引脚驱动器的测试器; 高电流和低电流驱动器连接在测试器的引脚驱动器和要测试的半导体芯片的接地电压施加端子之间。 根据测试仪的测试方法,对引脚驱动器施加控制信号,以在半导体芯片的接地电压施加端产生接地噪声,从而对半导体芯片进行接地抗噪声测试。 半导体芯片测试器包括具有大电流驱动能力的预定数量的引脚驱动器; 以及具有小电流驱动能力的预定数量的引脚驱动器,其中,根据测试程序将接地噪声控制信号施加到具有大电流驱动能力的引脚驱动器,以将接地噪声施加到半导体芯片的接地电压施加端子为 在半导体芯片根据测试程序进行测试时进行测试。 因此,引起对半导体芯片的接地噪声,以确保对半导体芯片的接地噪声的抵抗。 在测试期间不能忍受较高范围的接地噪声的半导体芯片被分类为有缺陷的。

Patent Agency Ranking