LOAD AND STORE MATCHING BASED ON ADDRESS COMBINATION

    公开(公告)号:US20230205525A1

    公开(公告)日:2023-06-29

    申请号:US17564173

    申请日:2021-12-28

    CPC classification number: G06F9/30043

    Abstract: A processor identifies matches between a load operation and a plurality of more store operations based on an address vector that represents a combination of addresses targeted by the store operations. The address vector is used to identify a potential match between an address targeted by the load operation and at least one of the addresses targeted by the plurality of store operations. This allows the processor to quickly identify when there are no potential matches between the load operation and any of the plurality of store operations, thereby reducing overhead at the processor and improving overall processing efficiency.

Patent Agency Ranking