-
公开(公告)号：US10593380B1
公开(公告)日：2020-03-17
申请号：US15840717
申请日：2017-12-13
Applicant: Amazon Technologies, Inc.
Inventor： Thomas A. Volpe , Mark Anthony Banse , Steven Scott Larson , Douglas Lloyd Mainz
Abstract: Disclosed herein are techniques for monitoring the performance of a storage-class memory (SCM). In some embodiments, a performance monitoring circuit at an interface between the SCM and a memory controller of the SCM receives transaction commands from the memory controller to the SCM, measures statistics associated with the transaction commands, and determines a utilization rate of the SCM based on the statistics. Based on the determined utilization rate of the SCM, future transaction requests can be optimized to improve the utilization rate of the SCM.
-
公开(公告)号：US10257098B1
公开(公告)日：2019-04-09
申请号：US14983185
申请日：2015-12-29
Applicant: Amazon Technologies, Inc.
Inventor： Mark Anthony Banse , Thomas A. Volpe
IPC: H04L12/813 , H04L12/803 , H04L12/851 , H04L29/06 , H04L12/815
Abstract: Provided are systems and methods for packet policing for controlling the rate of a packet flows. In some implementations, an integrated circuit is provided. The integrated circuit may comprise a memory, a counter, and a pipeline. The integrated circuit may be operable to, upon receiving packet information describing a packet, determine, using the pipeline, a drop status for the packet. Determining the drop status may include determining a previous number of credits available, a number of new credits available, a current number of credits available, and a number of credits needed to transmit the packet. The drop status may be determined by comparing the number of credits needed to transmit the packet against the current number of credits available. The integrated circuit may further update the information stored for a policing context in the memory based on the drop status and the number of credits needed to transmit the packet.
-
公开(公告)号：US10761939B1
公开(公告)日：2020-09-01
申请号：US16219489
申请日：2018-12-13
Applicant: Amazon Technologies, Inc.
Inventor： Kun Xu , Thomas A. Volpe , Ron Diamant , Mark Anthony Banse
Abstract: A circuit at an interface between a device and an interconnect fabric is configured to track outstanding transactions associated with the device and ensure the completion of the outstanding transactions before rebooting or powering down the device. In some embodiments, the circuit is also configurable to provide appropriate responses when the device is powered down or is being rebooted such that other devices in the system can still operate even without knowing that the device is inactive and would not hang because no response is received from the device.
-
公开(公告)号：US10009291B1
公开(公告)日：2018-06-26
申请号：US14977120
申请日：2015-12-21
Applicant: Amazon Technologies, Inc.
Inventor： Bijendra Singh , Mark Anthony Banse
IPC: H04L12/927 , H04L12/937 , H04L12/40 , H04L12/947 , H04L29/06
CPC classification number: H04L47/805 , H04L12/40071 , H04L12/40078 , H04L12/4625 , H04L29/06829 , H04L49/25 , H04L49/254 , H04L63/101
Abstract: A programmable switch fabric can allow dynamic path selection for a specific class of packets using programmable action codes. Multiple packet processors inside a switch can process an incoming packet simultaneously and can make a decision (e.g., drop, forward, copy, etc.) related to the packet. A specific reassignment action code can be associated with the decision that needs to be prevailed for a specific class of packets. A priority arbiter can reassign the priority based on the specific reassignment action code so that the action associated with that action code prevails in the decision provided by the priority arbiter.
-
公开(公告)号：US10817177B1
公开(公告)日：2020-10-27
申请号：US16283559
申请日：2019-02-22
Applicant: Amazon Technologies, Inc.
Inventor： Thomas A. Volpe , Mark Anthony Banse
Abstract: Disclosed herein are methods and apparatuses related to the use of counter tables. A counter table can comprise a plurality of lower-level counters and an upper-level counter. A range of values capable of being represented by a lower-level counter from the plurality of lower-level counters can be enlarged by associating the lower-level counter with the upper-level counter. A counter table can be associated with a network device.
-
Patent Agency Ranking
公开(公告)号：US10228852B1
公开(公告)日：2019-03-12
申请号：US15081628
申请日：2016-03-25
Applicant: Amazon Technologies, Inc.
Inventor： Thomas A. Volpe , Mark Anthony Banse
Abstract: Disclosed herein are methods and apparatuses related to the use of counter tables. A counter table can comprise a plurality of lower-level counters and an upper-level counter. A range of values capable of being represented by a lower-level counter from the plurality of lower-level counters can be enlarged by associating the lower-level counter with the upper-level counter. A counter table can be associated with a network device.
-
公开(公告)号：US10021031B1
公开(公告)日：2018-07-10
申请号：US14983182
申请日：2015-12-29
Applicant: Amazon Technologies, Inc.
Inventor： Mark Anthony Banse , Thomas A. Volpe
IPC: H04L12/813 , H04L12/803 , H04L12/851
CPC classification number: H04L47/20 , H04L47/125 , H04L47/24 , H04L47/32 , H04L47/39
Abstract: Provided are systems and methods for packet policing for controlling the rate of packet flows. In some implementations, an integrated circuit is provided. The integrated circuit may comprise a memory, a counter, and a pipeline. In some implementations, the integrated circuit may receive first packet information that describes a first packet, and subsequently receive second packet information that describes a second packet. The integrated circuit may process the first packet information concurrently with processing the second packet information. Processing each of the packet information may include determining, using the pipeline, a drop status for each packet, wherein determining the drop status includes determining, using the counter, the packet information, and a policing context, whether sufficient credits are available to transmit each packet. The integrate circuit may then provide the drop status for the second packet subsequent to providing the drop status for the first packet.
-
公开(公告)号：US11321179B1
公开(公告)日：2022-05-03
申请号：US17001145
申请日：2020-08-24
Applicant: Amazon Technologies, Inc.
Inventor： Kun Xu , Thomas A. Volpe , Ron Diamant , Mark Anthony Banse
Abstract: A circuit at an interface between a device and an interconnect fabric is configured to track outstanding transactions associated with the device and ensure the completion of the outstanding transactions before rebooting or powering down the device. In some embodiments, the circuit is also configurable to provide appropriate responses when the device is powered down or is being rebooted such that other devices in the system can still operate even without knowing that the device is inactive and would not hang because no response is received from the device.
-
公开(公告)号：US11314635B1
公开(公告)日：2022-04-26
申请号：US15838934
申请日：2017-12-12
Applicant: Amazon Technologies, Inc.
Inventor： Thomas A. Volpe , Mark Anthony Banse , Steven Scott Larson
Abstract: Disclosed herein are techniques for tracking usage of a storage-class memory. In one embodiment, a method includes receiving a first statistics update entry and a second statistics update entry by a memory controller for a memory, and assembling the statistics update entries into a statistics log entry. The first statistics update entry indicates a number of operations performed on a first memory block in the memory, and the second statistics update entry indicates a number of operations performed on a second memory block in the memory. The method also includes determining a persistent memory region in a persistent memory for storing the statistics log entry, and writing the statistics log entry into the persistent memory region, where the statistics log entry persists in the persistent memory region until the statistics log entry is read back through the memory controller.
-
公开(公告)号：US11048644B1
公开(公告)日：2021-06-29
申请号：US15838297
申请日：2017-12-11
Applicant: Amazon Technologies, Inc.
Inventor： Thomas A. Volpe , Mark Anthony Banse , Steven Scott Larson
IPC: G06F12/10 , G06F30/33 , G06F12/1072 , G11C11/4072 , G06F11/07 , G11C29/00 , G06F12/1009 , G06F3/06 , G06F30/331
Abstract: An access device may be implemented to provide one or more access channels to non-volatile memory. Memory mapping implemented at the access device may direct a memory controller of the access device to perform access requests, replacing an initial storage location with a different storage location to access in the non-volatile memory device. Address scrambling, encryption, and other modifications to performing an access request may be implemented at the access device, in some embodiments, in addition to the memory mapping techniques.
-
-
-
-
-
-
-
-
-
Search Results
11
records
(took 0.038 seconds)
