-
公开(公告)号：US12010072B2
公开(公告)日：2024-06-11
申请号：US17697821
申请日：2022-03-17
发明人： Jun Fang , John Szeming Wang , Sian She
IPC分类号： H04L5/14
CPC分类号： H04L5/14
摘要： An apparatus includes an analog to digital converter configured to receive one or more first frames of a first component carrier signal having a first uplink-downlink subframe pattern, and receive one or more additional frames of at least one additional component carrier signal, the one more or more additional frames including one or more second frames of a second component carrier signal, the at least one additional component carrier signal including the second component carrier signal. The apparatus may further include control logic configured to activate timing skew calibration of at least one of the first or second component carrier signals based, at least in part, on an operating mode of the second component carrier signal and respective symbols of the first component carrier signal and second component carrier signal.
-
公开(公告)号：US20230299933A1
公开(公告)日：2023-09-21
申请号：US17697821
申请日：2022-03-17
发明人： Jun Fang , John Szeming Wang , Sian She
IPC分类号： H04L5/14
CPC分类号： H04L5/14
摘要： An apparatus includes an analog to digital converter configured to receive one or more first frames of a first component carrier signal having a first uplink-downlink subframe pattern, and receive one or more additional frames of at least one additional component carrier signal, the one more or more additional frames including one or more second frames of a second component carrier signal, the at least one additional component carrier signal including the second component carrier signal. The apparatus may further include control logic configured to activate timing skew calibration of at least one of the first or second component carrier signals based, at least in part, on an operating mode of the second component carrier signal and respective symbols of the first component carrier signal and second component carrier signal.
-
公开(公告)号：US12063048B2
公开(公告)日：2024-08-13
申请号：US17513608
申请日：2021-10-28
发明人： John Szeming Wang , Kadir Dinc
CPC分类号： H03M1/0602 , H03H17/06 , H04B1/04 , H03H2017/0081
摘要： The systems and methods discussed herein related to digital to analog conversion. A digital to analog conversion a compensation circuit and a digital to analog conversion circuit. The compensation circuit includes a filter configured to provide roll off compensation in a baseband frequency using real coefficients. The compensation circuit is configured to convert the first digital signal to a second digital signal so that the second digital signal can be filtered by the filter using the real coefficients.
-
公开(公告)号：US20230138082A1
公开(公告)日：2023-05-04
申请号：US17513608
申请日：2021-10-28
发明人： John Szeming Wang , Kadir Dinc
摘要： The systems and methods discussed herein related to digital to analog conversion. A digital to analog conversion a compensation circuit and a digital to analog conversion circuit. The compensation circuit includes a filter configured to provide roll off compensation in a baseband frequency using real coefficients. The compensation circuit is configured to convert the first digital signal to a second digital signal so that the second digital signal can be filtered by the filter using the real coefficients.
-
-
-
搜索结果
4 条记录 (耗时 0.015 秒)
