-
公开(公告)号:US20080246097A1
公开(公告)日:2008-10-09
申请号:US12117014
申请日:2008-05-08
申请人: Brent Alan Anderson , Shahid Ahmad Butt , Allen H. Gabor , Patrick Edward Lindo , Edward Joseph Nowak , Jed Hickory Rankin
发明人: Brent Alan Anderson , Shahid Ahmad Butt , Allen H. Gabor , Patrick Edward Lindo , Edward Joseph Nowak , Jed Hickory Rankin
IPC分类号: H01L27/088
CPC分类号: H01L22/20
摘要: A method of reducing parametric variation in an integrated circuit (IC) chip and an IC chip with reduced parametric variation. The method includes: on a first wafer having a first arrangement of chips, each IC chip divided into a second arrangement of regions, measuring a test device parameter of test devices distributed in different regions; and on a second wafer having the first arrangement of IC chips and the second arrangement of regions, adjusting a functional device parameter of identically designed field effect transistors within one or more regions of all IC chips of the second wafer based on a values of the test device parameter measured on test devices in regions of the IC chip of the first wafer by a non-uniform adjustment of physical or metallurgical polysilicon gate widths of the identically designed field effect transistors from region to region within each IC chip.
摘要翻译: 一种降低参数变化减小的集成电路(IC)芯片和IC芯片的参数变化的方法。 该方法包括:在具有第一芯片布置的第一晶片上,将每个IC芯片分成第二区域布置,测量分布在不同区域中的测试装置的测试装置参数; 并且在具有IC芯片的第一布置和第二区域布置的第二晶片上,基于测试值调整第二晶片的所有IC芯片的一个或多个区域内相同设计的场效应晶体管的功能器件参数 在第一晶片的IC芯片的区域中的测试装置上测量的器件参数通过在每个IC芯片内的区域到区域的相同设计的场效应晶体管的物理或冶金多晶硅栅极宽度的不均匀调整而不均匀地调整。
-
公开(公告)号:US07541613B2
公开(公告)日:2009-06-02
申请号:US12117014
申请日:2008-05-08
申请人: Brent Alan Anderson , Shahid Ahmad Butt , Allen H. Gabor , Patrick Edward Lindo , Edward Joseph Nowak , Jed Hickory Rankin
发明人: Brent Alan Anderson , Shahid Ahmad Butt , Allen H. Gabor , Patrick Edward Lindo , Edward Joseph Nowak , Jed Hickory Rankin
CPC分类号: H01L22/20
摘要: A method of reducing parametric variation in an integrated circuit (IC) chip and an IC chip with reduced parametric variation. The method includes: on a first wafer having a first arrangement of chips, each IC chip divided into a second arrangement of regions, measuring a test device parameter of test devices distributed in different regions; and on a second wafer having the first arrangement of IC chips and the second arrangement of regions, adjusting a functional device parameter of identically designed field effect transistors within one or more regions of all IC chips of the second wafer based on a values of the test device parameter measured on test devices in regions of the IC chip of the first wafer by a non-uniform adjustment of physical or metallurgical polysilicon gate widths of the identically designed field effect transistors from region to region within each IC chip.
摘要翻译: 一种降低参数变化减小的集成电路(IC)芯片和IC芯片的参数变化的方法。 该方法包括:在具有第一芯片布置的第一晶片上,将每个IC芯片分成第二区域布置,测量分布在不同区域中的测试装置的测试装置参数; 并且在具有IC芯片的第一布置和第二区域布置的第二晶片上,基于测试值调整第二晶片的所有IC芯片的一个或多个区域内相同设计的场效应晶体管的功能器件参数 在第一晶片的IC芯片的区域中的测试装置上测量的器件参数通过在每个IC芯片内的区域到区域的相同设计的场效应晶体管的物理或冶金多晶硅栅极宽度的不均匀调整而不均匀地调整。
-
公开(公告)号:US07393703B2
公开(公告)日:2008-07-01
申请号:US11382489
申请日:2006-05-10
申请人: Brent Alan Anderson , Shahid Ahmad Butt , Allen H. Gabor , Patrick Edward Lindo , Edward Joseph Nowak , Jed Hickory Rankin
发明人: Brent Alan Anderson , Shahid Ahmad Butt , Allen H. Gabor , Patrick Edward Lindo , Edward Joseph Nowak , Jed Hickory Rankin
CPC分类号: H01L22/20
摘要: A method of reducing parametric variation in an integrated circuit (IC) chip and an IC chip with reduced parametric variation. The method includes: on a first wafer having a first arrangement of chips, each IC chip divided into a second arrangement of regions, measuring a test device parameter of test devices distributed in different regions; and on a second wafer having the first arrangement of IC chips and the second arrangement of regions, adjusting a functional device parameter of identically designed field effect transistors within one or more regions of all IC chips of the second wafer based on a values of the test device parameter measured on test devices in regions of the IC chip of the first wafer by a non-uniform adjustment of physical or metallurgical polysilicon gate widths of the identically designed field effect transistors from region to region within each IC chip.
摘要翻译: 一种降低参数变化减小的集成电路(IC)芯片和IC芯片的参数变化的方法。 该方法包括:在具有第一芯片布置的第一晶片上,将每个IC芯片分成第二区域布置,测量分布在不同区域中的测试装置的测试装置参数; 并且在具有IC芯片的第一布置和第二区域布置的第二晶片上,基于测试值调整第二晶片的所有IC芯片的一个或多个区域内相同设计的场效应晶体管的功能器件参数 在第一晶片的IC芯片的区域中的测试装置上测量的器件参数通过在每个IC芯片内的区域到区域的相同设计的场效应晶体管的物理或冶金多晶硅栅极宽度的不均匀调整而不均匀地调整。
-
-