公开(公告)号：US10460055B1

公开(公告)日：2019-10-29

申请号：US15955497

申请日：2018-04-17

Applicant: CADENCE DESIGN SYSTEMS, INC.

Inventor： Yuvaraj Gogoi ,  Bhuvnesh Kumar ,  Anshu Mani ,  Suketu Desai

IPC: G06F17/50

Abstract: A computer performing a transient vectorless power analysis of a multi-clock domain integrated circuit (IC) design may execute a scheduling cycle based on the dominant clock frequency and schedule events based on comparing instance clock frequencies with the dominant clock frequency. If the instance clock frequency matches the dominant clock frequency, the computer may schedule a single event per scheduling cycle for the sequential circuit devices driven by the respective instance clocks. If the instance clock frequency is faster than the dominant clock frequency, the computer may schedule number of events per scheduling cycle based on the ratio of the instance clock frequency to the dominant clock frequency. If the instance clock frequency is less than the dominant clock frequency, the computer may schedule a single event per scheduling cycle if the computer determines that there is a triggering edge of the instance clock within the scheduling cycle.

公开(公告)号：US10409942B1

公开(公告)日：2019-09-10

申请号：US15801690

申请日：2017-11-02

Applicant: Cadence Design Systems, Inc.

Inventor： Yuvaraj Gogoi ,  Andrea Barletta

IPC: G06F17/50

Abstract: The present disclosure relates to a system and method for mapping an RTL vector file to an electronic design. Embodiments may include receiving, at one or more computing devices, an electronic design at an electronic design automation application and reading at least one gate-level netlist associated with the electronic design. Embodiments may also include preparing each gate object with different transformations so to match a register-transfer-level name and reading at least one vector object from one or more register-transfer-level vector files. Embodiments may further include attempting to identify at least one match in the gate-level netlist, wherein the at least one match is a match between a register-transfer-level name and a gate name. Embodiments may also include writing a validation file including at least one of mapped information and unmapped information.