Reducing the format time for bit alterable memories
    1.
    发明授权
    Reducing the format time for bit alterable memories 有权
    减少位可变存储器的格式时间

    公开(公告)号:US07831762B2

    公开(公告)日:2010-11-09

    申请号:US11605572

    申请日:2006-11-29

    Applicant: Cheng Zheng

    Inventor: Cheng Zheng

    CPC classification number: G11C13/0004 G06F12/0246

    Abstract: In bit alterable memories, a particular header of a particular block may be programmed to a particular code to indicate that the block is to be considered empty. This saves the time of resetting all the bits in both the header and the data section of the block.

    Abstract translation: 在可位可变存储器中,特定块的特定头可以被编程到特定代码以指示该块被认为是空的。 这节省了在块的头部和数据部分中重置所有位的时间。

    Bit-Alterable, Non-Volatile Memory Management
    2.
    发明申请
    Bit-Alterable, Non-Volatile Memory Management 审中-公开
    位可变,非易失性内存管理

    公开(公告)号:US20080285332A1

    公开(公告)日:2008-11-20

    申请号:US10581754

    申请日:2005-12-30

    CPC classification number: G06F12/023 G11C13/0004

    Abstract: Methods and apparatuses for storage of data in bit-alterable, non-volatile memories. In some embodiments, an array of memory locations implemented as bit-alterable, non-volatile memory configured as a plurality of blocks of memory locations; and control circuitry coupled with the array of memory locations to cause a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations. One or more processors access system data during initialization of an electronic system by retrieving data from a pre-selected location in a bit-alterable, non-volatile memory without scanning multiple memory locations to locate the system data.

    Abstract translation: 用于将数据存储在位可变的非易失性存储器中的方法和装置。 在一些实施例中,存储器位置的阵列被实现为被配置为存储器位置的多个块的可变位的非易失性存储器; 以及与存储器位置阵列耦合的控制电路,以使数据块存储在跨越存储器位置的第一块和第二存储单元块之间的边界的存储器阵列中。 一个或多个处理器在电子系统的初始化期间通过从位可改变的非易失性存储器中的预选位置检索数据而不扫描多个存储器位置来定位系统数据来访问系统数据。

    Reducing the format time for bit alterable memories
    3.
    发明申请
    Reducing the format time for bit alterable memories 有权
    减少位可变存储器的格式时间

    公开(公告)号:US20080123441A1

    公开(公告)日:2008-05-29

    申请号:US11605572

    申请日:2006-11-29

    Applicant: Cheng Zheng

    Inventor: Cheng Zheng

    CPC classification number: G11C13/0004 G06F12/0246

    Abstract: In bit alterable memories, a particular header of a particular block may be programmed to a particular code to indicate that the block is to be considered empty. This saves the time of resetting all the bits in both the header and the data section of the block.

    Abstract translation: 在可位可变存储器中,特定块的特定头可以被编程到特定代码以指示该块被认为是空的。 这节省了在块的头部和数据部分中重置所有位的时间。

Patent Agency Ranking