-
公开(公告)号：US08131945B2
公开(公告)日：2012-03-06
申请号：US12435468
申请日：2009-05-05
IPC分类号： G06F12/00
CPC分类号： G06F12/0815 , G06F12/0811 , G06F12/12
摘要： Caching where portions of data are stored in slower main memory and are transferred to faster memory between one or more processors and the main memory. The cache is such that an individual cache system must communicate to other associated cache systems, or check with such cache systems, to determine if they contain a copy of a given cached location prior to or upon modification or appropriation of data at a given cached location. The cache further includes provisions for determining when the data stored in a particular memory location may be replaced.
摘要翻译： 缓存数据的一部分存储在较慢的主存储器中，并被传送到一个或多个处理器与主存储器之间的更快的存储器。 高速缓存使得单个高速缓存系统必须与其他相关联的高速缓存系统通信，或者与这种高速缓存系统进行检查，以确定它们是否在给定的高速缓存位置修改或占用数据之前或之后包含给定缓存位置的副本 。 高速缓存还包括用于确定何时可以替换存储在特定存储器位置中的数据的规定。
-
公开(公告)号：US07577795B2
公开(公告)日：2009-08-18
申请号：US11339196
申请日：2006-01-25
IPC分类号： G06F12/00
CPC分类号： G06F12/0815 , G06F12/0811 , G06F12/12
摘要： Portions of data in a processor system are stored in a slower main memory and are transferred to a faster memory comprising a hierarchy of cache structures between one or more processors and the main memory. For a system with shared L2 cache(s) between the processor(s) and the main memory, an individual L1 cache of a processor must first communicate to an associated L2 cache(s), or check with such L2 cache(s), to obtain a copy of a particular line from a given cache location prior to, or upon modification, or appropriation of data at a given cached location. The individual L1 cache further includes provisions for notifying the L2 cache(s) upon determining when the data stored in the particular cache line in the L1 cache has been replaced, and when the particular cache line is disowned by an L1 cache, the L2 cache is updated to change the state of the particular cache line therein from an ownership state of exclusive to a particular identified CPU to an ownership state of exclusive to no CPU, thereby allowing reduction of cross interrogate delays during another processor acquisition of the same cache line.
摘要翻译： 处理器系统中的数据部分存储在较慢的主存储器中，并被传送到包括一个或多个处理器与主存储器之间的高速缓存结构层级的更快的存储器。 对于在处理器和主存储器之间具有共享L2高速缓存的系统，处理器的单个L1高速缓存必须首先通信到相关联的L2高速缓存，或者与这样的L2高速缓存进行检查， 在给定的高速缓存位置之前或之后，在给定的高速缓存位置处获取特定行的副本，或者在修改之后获得数据的占用。 单独的L1高速缓存还包括用于在确定何时存储在L1高速缓存中的特定高速缓存行中的数据已经被替换的情况下通知L2高速缓存，并且当特定高速缓存行被L1高速缓存取消时，L2高速缓存 被更新为将其中的特定高速缓存行的状态从独占的所有权状态改变为特定的所识别的CPU到不属于CPU的独占的所有权状态，从而允许在对同一高速缓存行的另一个处理器采集期间减少交叉询问延迟。
-
公开(公告)号：US20100030965A1
公开(公告)日：2010-02-04
申请号：US12435468
申请日：2009-05-05
CPC分类号： G06F12/0815 , G06F12/0811 , G06F12/12
摘要： Caching where portions of data are stored in slower main memory and are transferred to faster memory between one or more processors and the main memory. The cache is such that an individual cache system must communicate to other associated cache systems, or check with such cache systems, to determine if they contain a copy of a given cached location prior to or upon modification or appropriation of data at a given cached location. The cache further includes provisions for determining when the data stored in a particular memory location may be replaced.
摘要翻译： 缓存数据的一部分存储在较慢的主存储器中，并被传送到一个或多个处理器与主存储器之间的更快的存储器。 高速缓存使得单个高速缓存系统必须与其他相关联的高速缓存系统通信，或者与这种高速缓存系统进行检查，以确定它们是否在给定的高速缓存位置修改或占用数据之前或之后包含给定缓存位置的副本 。 高速缓存还包括用于确定何时可以替换存储在特定存储器位置中的数据的规定。
-
4.发明授权Separate data and coherency cache directories in a shared cache in a multiprocessor system 有权在多处理器系统中的共享缓存中分离数据和一致性缓存目录公开(公告)号：US07475193B2
公开(公告)日：2009-01-06
申请号：US11334280
申请日：2006-01-18
IPC分类号： G06F12/00
CPC分类号： G06F12/0824
摘要： A dual system shared cache directory structure for a cache memory performs the role of an inclusive shared system cache, i.e., data, and system control, i.e., coherency. The system includes two separate system cache directories in the shared system cache. The two separate cache directories are substantially equal in size and collectively large enough to contain all of the processor cache directory entries, but with only one of these separate cache directories hosting system-cache data to back the most recent fraction of data accessed by the processors. The other cache directory retains only addresses, including addresses of lines LRUed out from the first cache directory and the identity of the processor using the data. Thus by this expedient, only the directory known to be backed by system cached data will be evaluated for system cache memory data.
摘要翻译： 用于高速缓冲存储器的双系统共享缓存目录结构执行包含共享系统高速缓存的作用，即数据和系统控制，即一致性。 该系统在共享系统缓存中包括两个单独的系统缓存目录。 两个单独的高速缓存目录的大小基本上相等，并且总体上足够大以容纳所有处理器高速缓存目录条目，但是只有这些单独的高速缓存目录中的一个托管系统高速缓存数据以返回由处理器访问的最近几分数据 。 另一个缓存目录仅保留地址，包括从第一高速缓存目录LRU出来的行的地址以及使用该数据的处理器的身份。 因此，通过这个权宜之计，系统高速缓存存储器数据只会被评估为系统缓存数据所支持的目录。
-
5.发明授权公开(公告)号：US08131936B2
公开(公告)日：2012-03-06
申请号：US11056809
申请日：2005-02-11
申请人： Keith N. Langston , Pak-kin Mak , Bruce A. Wagar
发明人： Keith N. Langston , Pak-kin Mak , Bruce A. Wagar
IPC分类号： G06F12/00
CPC分类号： G06F12/0811 , G06F12/082 , G06F12/084 , G06F12/0864
摘要： A method and apparatus for implementing a combined data/coherency cache for a shared memory multi-processor. The combined data/coherency cache includes a system cache with a number of entries. The method includes building a system cache directory with a number of entries equal to the number of entries of the system cache. The building includes designating a number of sub-entries for each entry which is determined by a number of sub-entries operable for performing system cache coherency functions. The building also includes providing a sub-entry logic designator for each entry, and mapping one of the sub-entries for each entry to the system cache via the sub-entry logic designator.
摘要翻译： 一种用于实现用于共享存储器多处理器的组合数据/一致性高速缓存的方法和装置。 组合的数据/一致性缓存包括具有多个条目的系统高速缓存。 该方法包括构建具有等于系统高速缓存的条目数的条目数目的系统缓存目录。 该建筑物包括指定由可操作用于执行系统高速缓存一致性功能的多个子条目确定的每个条目的多个子条目。 该建筑还包括为每个条目提供子条目逻辑指示符，并通过子条目逻辑指示符将每个条目的子条目之一映射到系统高速缓存。
-
6.发明授权公开(公告)号：US08180970B2
公开(公告)日：2012-05-15
申请号：US12035906
申请日：2008-02-22
CPC分类号： G06F12/123 , G06F12/0859
摘要： A two pipe pass method for least recently used (LRU) compartment capture in a multiprocessor system. The method includes receiving a fetch request via a requesting processor and accessing a cache directory based on the received fetch request, performing a first pipe pass by determining whether a fetch hit or a fetch miss has occurred in the cache directory, and determining an LRU compartment associated with a specified congruence class of the cache directory based on the fetch request received, when it is determined that a fetch miss has occurred, and performing a second pipe pass by using the LRU compartment determined and the specified congruence class to access the cache directory and to select an LRU address to be cast out of the cache directory.
摘要翻译： 在多处理器系统中用于最近最少使用（LRU）隔室捕获的两个管道通过方法。 该方法包括：通过请求处理器接收提取请求，并基于接收的提取请求访问高速缓存目录;通过确定高速缓存目录中是否发生了提取命中或提取丢失，执行第一管道通路，以及确定LRU隔间 当确定已经发生提取未命中时，基于所接收的获取请求与缓存目录的指定同余类相关联，并且通过使用确定的LRU隔离区和指定的一致等级来访问高速缓存目录来执行第二管道传递 并选择要从缓存目录中抛出的LRU地址。
-
公开(公告)号：US08122297B2
公开(公告)日：2012-02-21
申请号：US11874232
申请日：2007-10-18
申请人： Patrick J. Meaney , Ra'ed Mohammad Al-Omari , Michael Francis Fee , Pak-kin Mak , Scott Barnett Swaney
发明人： Patrick J. Meaney , Ra'ed Mohammad Al-Omari , Michael Francis Fee , Pak-kin Mak , Scott Barnett Swaney
IPC分类号： G06F11/00
CPC分类号： G06F11/10
摘要： A method and apparatus are disclosed for performing maintenance operations in a system using address, data, and controls which are transported through the system, allowing for parallel and serial operations to co-exist without the parallel operations being slowed down by the serial ones. It also provides for use of common shifters, engines, and protocols as well as efficient conversion of ECC to parity and parity to ECC as needed in the system. The invention also provides for error detection and isolation, both locally and in the reported status. The invention provides for large maintenance address and data spaces (typically 64 bits address and 64 bits data per address supported).
摘要翻译： 公开了一种用于在通过系统传送的地址，数据和控制的系统中进行维护操作的方法和装置，允许并行和串行操作共存，而并行操作不被串行操作减慢。 它还提供了常用的移位器，引擎和协议的使用，以及系统中根据需要将ECC高效地转换为奇偶校验和奇偶校验。 本发明还提供了本地和报告状态的错误检测和隔离。 本发明提供大的维护地址和数据空间（通常支持64位地址和64位数据）。
-
8.发明申请METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR DATA BUFFERS PARTITIONED FROM A CACHE ARRAY 有权方法，系统和计算机程序产品用于从缓存区域分配的数据缓冲区公开(公告)号：US20090240891A1
公开(公告)日：2009-09-24
申请号：US12051244
申请日：2008-03-19
IPC分类号： G06F12/00
CPC分类号： G06F12/126 , G06F2212/2515
摘要： Systems, methods and computer program products for data buffers partitioned from a cache array. An exemplary embodiment includes a method in a processor and for providing data buffers partitioned from a cache array, the method including clearing cache directories associated with the processor to an initial state, obtaining a selected directory state from a control register preloaded by the service processor, in response to the control register including the desired cache state, sending load commands with an address and data, loading cache lines and cache line directory entries into the cache and storing the specified data in the corresponding cache line.
摘要翻译： 从缓存阵列分区的数据缓冲区的系统，方法和计算机程序产品。 示例性实施例包括处理器中的方法并且用于提供从高速缓存阵列分区的数据缓冲器，该方法包括将与处理器相关联的高速缓存目录清除到初始状态，从由服务处理器预加载的控制寄存器获得所选择的目录状态， 响应于包括所需缓存状态的控制寄存器，发送具有地址和数据的加载命令，将高速缓存行和高速缓存行目录条目加载到高速缓存中并将指定的数据存储在相应的高速缓存行中。
-
公开(公告)号：US20070174554A1
公开(公告)日：2007-07-26
申请号：US11339196
申请日：2006-01-25
申请人： David Hutton , Kathryn Jackson , Keith Langston , Pak-kin Mak , Chung-Lung Shum
发明人： David Hutton , Kathryn Jackson , Keith Langston , Pak-kin Mak , Chung-Lung Shum
IPC分类号： G06F12/00
CPC分类号： G06F12/0815 , G06F12/0811 , G06F12/12
摘要： Caching where portions of data are stored in slower main memory and are transferred to faster memory between one or more processors and the main memory. The cache is such that an individual cache system must communicate to other associated cache systems, or check with such cache systems, to determine if they contain a copy of a given cached location prior to or upon modification or appropriation of data at a given cached location. The cache further includes provisions for determining when the data stored in a particular memory location may be replaced.
摘要翻译： 缓存数据的一部分存储在较慢的主存储器中，并被传送到一个或多个处理器与主存储器之间的更快的存储器。 高速缓存使得单个高速缓存系统必须与其他相关联的高速缓存系统通信，或者与这种高速缓存系统进行检查，以确定它们是否在给定的高速缓存位置修改或占用数据之前或之后包含给定缓存位置的副本 。 高速缓存还包括用于确定何时可以替换存储在特定存储器位置中的数据的规定。
-
">
10.发明申请Coherency management for a "switchless" distributed shared memory computer system 失效“无切换”分布式共享内存计算机系统的一致性管理公开(公告)号：US20060184750A1
公开(公告)日：2006-08-17
申请号：US11402599
申请日：2006-04-12
申请人： Michael Blake , Pak-kin Mak , Adrian Seigler , Gary VanHuben
发明人： Michael Blake , Pak-kin Mak , Adrian Seigler , Gary VanHuben
IPC分类号： G06F12/00
CPC分类号： G06F12/0813 , G06F12/0831
摘要： A shared memory symmetrical processing system including a plurality of nodes each having a system control element for routing internodal communications. A first ring and a second ring interconnect the plurality of nodes, wherein data in said first ring flows in opposite directions with respect to said second ring. A receiver receives a plurality of incoming messages via the first or second ring and merges a plurality of incoming message responses with a local outgoing message response to provide a merged response. Each of the plurality of nodes includes any combination of the following: at least one processor, cache memory, a plurality of I/O adapters, and main memory. The system control element includes a plurality of controllers for maintaining coherency in the system.
摘要翻译： 一种共享存储器对称处理系统，包括多个节点，每个节点具有用于路由节点间通信的系统控制元件。 第一环和第二环互连多个节点，其中所述第一环中的数据相对于所述第二环相反的方向流动。 接收器经由第一或第二环接收多个传入消息，并将多个传入消息响应与本地传出消息响应合并以提供合并响应。 多个节点中的每一个包括以下的任何组合：至少一个处理器，高速缓冲存储器，多个I / O适配器和主存储器。 系统控制元件包括用于维持系统中一致性的多个控制器。
-
-
-
-
-
-
-
-
-
搜索结果
62 条记录 (耗时 0.03 秒)
