Hardware error corrections based on policies

    公开(公告)号:US11106527B2

    公开(公告)日:2021-08-31

    申请号:US15966344

    申请日:2018-04-30

    Inventor: Latha Srinivasan

    Abstract: In example implementations, an apparatus is provided. The apparatus includes a communication interface, a non-transitory computer readable storage medium, a processor, and an actuator device. The communication interface receives alerts associated with hardware errors from a data center management system (DCMS). The non-transitory computer readable medium is stores a policy that defines rules for correcting the hardware errors associated with the alerts. The processor compares each one of the hardware errors from the alerts to the policy to identify correctable hardware errors from the hardware errors. The actuator devices generates a control signal that is transmitted to the DCMS via the communication interface to initiate a correction action for the correctable hardware errors.

    ANALYTICS-BASED ARCHITECTURE COMPLIANCE TESTING FOR DISTRIBUTED WEB APPLICATIONS

    公开(公告)号:US20200210310A1

    公开(公告)日:2020-07-02

    申请号:US16233290

    申请日:2018-12-27

    Inventor: Latha Srinivasan

    Abstract: A method includes: accessing a plurality of service side logs containing data pertaining to the performance of a computing system in a data center with respect to infrastructure resource consumption; evaluating the performance for architectural compliance based on the accessed data by comparing request patterns against expected resource usage models in the architectural design to identify departures from the expected resource usage models; and publishing the evaluation results with respect to the identified departures, the evaluation results including details of components, target resource uniform resource identifiers, frequency of usage, and infrastructure resource consumption.

Patent Agency Ranking