-
公开(公告)号:US20220210252A1
公开(公告)日:2022-06-30
申请号:US17139716
申请日:2020-12-31
Applicant: Honeywell International Inc.
Inventor: Harshal S. Haridas , Joseph Pradeep Felix , Jay William Gustin , Paul Francis McLaughlin , Jason Thomas Urso
Abstract: A process control system (PCS) includes a cable connection including physical cables including a first cable for connecting between a process controller and an I/O access device, and an independent second cable for connecting the process controller and a second node being the I/O access device or another device. The I/O access device is for coupling to I/O module(s) to receive an output of the I/O access device. An output of the I/O module is coupled to a field device coupled to processing equipment. The process controller and I/O access device each include a processor and memory that implement send and receive logic for communicating using any of multiple redundancy protocols including a first and a second redundant protocol. The cable connection is for supporting simultaneously communicating between the process controller and the second node utilizing both the first redundant protocol and the second redundant protocol.
-
公开(公告)号:US11956339B2
公开(公告)日:2024-04-09
申请号:US17139716
申请日:2020-12-31
Applicant: Honeywell International Inc.
Inventor: Harshal S. Haridas , Joseph Pradeep Felix , Jay William Gustin , Paul Francis Mclaughlin , Jason Thomas Urso
CPC classification number: H04L69/40 , G05B15/02 , H04L63/0428
Abstract: A process control system (PCS) includes a cable connection including physical cables including a first cable for connecting between a process controller and an I/O access device, and an independent second cable for connecting the process controller and a second node being the I/O access device or another device. The I/O access device is for coupling to I/O module(s) to receive an output of the I/O access device. An output of the I/O module is coupled to a field device coupled to processing equipment. The process controller and I/O access device each include a processor and memory that implement send and receive logic for communicating using any of multiple redundancy protocols including a first and a second redundant protocol. The cable connection is for supporting simultaneously communicating between the process controller and the second node utilizing both the first redundant protocol and the second redundant protocol.
-
公开(公告)号:US11265208B1
公开(公告)日:2022-03-01
申请号:US17137035
申请日:2020-12-29
Applicant: Honeywell International Inc.
Inventor: W. Russell Massey , James Michael Schreder , Harshal S. Haridas , Joseph Pradeep Felix , Jay William Gustin
IPC: H04L12/24 , H04L41/0654 , H04L43/0805
Abstract: An electronic device and other electronic device include a first and second port that utilizes a parallel redundancy protocol in a communications network including a first and second lane. The devices include a processing circuit, a PRP handler, a protocol stack, a memory, permanent storage accessible by the processing circuit, and transmit and receive circuitry for transmitting and receiving packets. A redundancy manager is for identifying path faults in the network. The processing circuit implements a method of detecting network path fault, including the other electronic device transmitting a frame pair over the first lane and second lane. The electronic device receives the frame pair and implements a receive processing flow, when the first frame or the second frame is identified to be a redundant frame, removes the redundant frame, and compares a first frame parameter to a second frame parameter to determine when the path fault is present.
-
-