Side-Channel Hardened Operation
    1.
    发明申请

    公开(公告)号:US20190296908A1

    公开(公告)日:2019-09-26

    申请号:US16363149

    申请日:2019-03-25

    Abstract: A method is provided for conducting an operation, the method including: determining a first result based on combining a first input with a first mask; determining a second result based on combining a second input with a second mask, the first mask and the second mask fulfilling a precondition; and conducting the operation based on the first result and the second result. A corresponding device is also provided.

    OPERATION BASED ON TWO OPERANDS
    3.
    发明申请
    OPERATION BASED ON TWO OPERANDS 审中-公开
    基于两个操作的操作

    公开(公告)号:US20150220307A1

    公开(公告)日:2015-08-06

    申请号:US14614529

    申请日:2015-02-05

    Abstract: A method for performing an operation based on at least two operands is proposed, in which steps of the operation are performed in time-randomized fashion. In addition, an apparatus, a computer program product and a computer-readable storage medium are accordingly specified.

    Abstract translation: 提出了一种基于至少两个操作数执行操作的方法,其中以时间随机方式执行操作的步骤。 此外,相应地指定了装置,计算机程序产品和计算机可读存储介质。

    DATA PROCESSING DEVICE AND METHOD FOR CRYPTOGRAPHIC PROCESSING OF DATA

    公开(公告)号:US20180121369A1

    公开(公告)日:2018-05-03

    申请号:US15792817

    申请日:2017-10-25

    Abstract: According to an embodiment, a data processing device is described comprising a deformer configured to deform a first data block in accordance with a first seed, a seed generator configured to generate a sequence of second seeds, wherein the sequence of second seeds comprises the first seed, a cryptographic processor configured to receive the deformed first data block and, for each second seed, to deform the deformed first data block in accordance with the second seed, to generate a sequence of second data blocks and to cryptographically process each second data block of the sequence of second data blocks to generate a sequence of processed data blocks and an extractor configured to extract a result of the cryptographic processing of the first data block from the sequence of processed data blocks.

    Apparatus and method for converting input bit sequences

    公开(公告)号:US11495144B2

    公开(公告)日:2022-11-08

    申请号:US16425535

    申请日:2019-05-29

    Abstract: A cryptographical apparatus for converting input bit sequences, whose overflow-free arithmetic addition results in a secret, into output bit sequences whose logic XORing results in the secret. The apparatus comprises a data interface for providing a first input bit sequence and a second input bit sequence and a processing circuit configured to a) gate the first input bit sequence and the second input bit sequence to obtain a logic result indicating overflow bit positions at which both the first input bit sequence and the second input bit sequence have a value of one; and to b) change the first and/or second input bit sequence at at least one overflow bit position. The processing circuit is configured to repeatedly perform steps a) and b) by using the respectively changed input bit sequences, until the logic result indicates no further overflow bit position and the output bit sequences are obtained.

    Side-channel hardened operation
    6.
    发明授权

    公开(公告)号:US11388002B2

    公开(公告)日:2022-07-12

    申请号:US16363149

    申请日:2019-03-25

    Abstract: A method is provided for conducting an operation, the method including: determining a first result based on combining a first input with a first mask; determining a second result based on combining a second input with a second mask, the first mask and the second mask fulfilling a precondition; and conducting the operation based on the first result and the second result. A corresponding device is also provided.

    Method for protecting data and data processing device

    公开(公告)号:US10354065B2

    公开(公告)日:2019-07-16

    申请号:US15333205

    申请日:2016-10-25

    Abstract: According to one embodiment, a method for protecting data is provided comprising receiving a plurality of data symbols, determining a sequence of checksum symbols wherein the checksum symbols are determined to be equal to the checksum symbols of the last iteration of an iterative checksum symbol generation process, wherein the determining of the checksum symbols includes at least one of randomly generating the initial values, randomly determining an order of the data symbols in which the contributions of the data symbols to the checksum symbols are incorporated into the checksum symbols and masking each data symbol and using the masked data symbols as data symbols for determining the checksum symbols and which includes storing at least some of the checksum values as checksum for the data symbols.

Patent Agency Ranking