公开(公告)号：US10750377B1

公开(公告)日：2020-08-18

申请号：US16367711

申请日：2019-03-28

Applicant: Integrated Device Technology, Inc.

Inventor： Samet Zihir ,  Kevin Sheng ,  Mark Cuezon ,  Himanshu Khatri

IPC: H04L12/28 ,  H04W16/28 ,  H04B7/185 ,  H01Q3/26 ,  H04W72/04

Abstract: An apparatus comprises a plurality of transceiver circuits, a memory, and an interface circuit. The memory generally embodies a table associating a plurality of index values with corresponding gain and phase values for each channel of each of the transceiver circuits. In a first mode, the interface circuit may be configured to receive the corresponding gain and phase values associated with each of the plurality of index values and store the corresponding gain and phase values in the table. In a second mode, the interface circuit, in response to receiving one of the index values, configures each channel of each of the transceiver circuits with the corresponding gain and phase values from the table.