Efficient power management of UART interface

    公开(公告)号:US10101797B2

    公开(公告)日:2018-10-16

    申请号:US14499107

    申请日:2014-09-27

    Abstract: Methods and apparatus relating to efficient and/or robust link power management of a UART (Universal Asynchronous Receiver/Transmitter) interface are described. In an embodiment, logic causes a link to enter into a low power consumption state in response to a message exchange over data lines of a UART (Universal Asynchronous Receiver/Transmitter) interface. The message exchange over the data lines of the UART interface is followed by a modification to one or more flow control signals coupled to the UART interface. Other embodiments are also disclosed.

Patent Agency Ranking