-
公开(公告)号:US20250086445A1
公开(公告)日:2025-03-13
申请号:US18888744
申请日:2024-09-18
Applicant: Intel Corporation
Inventor: Ehud Cohen , Moshe Maor , Ashutosh Parkhi , Michael Behar , Yaniv Fais
Abstract: A convolutional neural network (CNN) accelerator, including: a CNN circuit for performing a multiple-layer CNN computation, wherein the multiple layers are to receive an input feature according to an input feature map (IFM) and a weight matrix per output feature, wherein an output of a first layer provides an input for a next layer; and a mapping circuit to access a three-dimensional input matrix stored as a Z-major matrix; wherein the CNN circuit is to perform an inner-product direct convolution on the Z-major matrix, wherein the direct convolution lacks a lowering operation.
-
公开(公告)号:US12131250B2
公开(公告)日:2024-10-29
申请号:US15720982
申请日:2017-09-29
Applicant: Intel Corporation
Inventor: Ehud Cohen , Moshe Maor , Ashutosh Parkhi , Michael Behar , Yaniv Fais
CPC classification number: G06N3/063 , G06F16/17 , G06F18/21 , G06N3/045 , G06N3/08 , G06V10/454 , G06V10/82 , G06V10/955
Abstract: A convolutional neural network (CNN) accelerator, including: a CNN circuit for performing a multiple-layer CNN computation, wherein the multiple layers are to receive an input feature according to an input feature map (IFM) and a weight matrix per output feature, wherein an output of a first layer provides an input for a next layer; and a mapping circuit to access a three-dimensional input matrix stored as a Z-major matrix; wherein the CNN circuit is to perform an inner-product direct convolution on the Z-major matrix, wherein the direct convolution lacks a lowering operation.
-
公开(公告)号:US20190102671A1
公开(公告)日:2019-04-04
申请号:US15720982
申请日:2017-09-29
Applicant: Intel Corporation
Inventor: Ehud Cohen , Moshe Maor , Ashutosh Parkhi , Michael Behar , Yaniv Fais
Abstract: A convolutional neural network (CNN) accelerator, including: a CNN circuit for performing a multiple-layer CNN computation, wherein the multiple layers are to receive an input feature according to an input feature map (IFM) and a weight matrix per output feature, wherein an output of a first layer provides an input for a next layer; and a mapping circuit to access a three-dimensional input matrix stored as a Z-major matrix; wherein the CNN circuit is to perform an inner-product direct convolution on the Z-major matrix, wherein the direct convolution lacks a lowering operation.
-
-