公开(公告)号：US20240134818A1

公开(公告)日：2024-04-25

申请号：US18533369

申请日：2023-12-08

Applicant: Intel Corporation

Inventor： Zoran Zivkovic ,  Jian-Guo Chen ,  Jay ONeill ,  Joseph Williams

IPC: G06F15/80 ,  G06F1/03

CPC classification number: G06F15/8007 ,  G06F1/03

Abstract: Techniques are disclosed for a programmable processor architecture that enables data interpolation using an architecture that iteratively processes portions of a look-up table (LUT) in accordance with a fused single instruction stream, multiple data streams (SIMD) instruction. The LUT may contain segment entries that correspond to a result of evaluating a function using a corresponding index values, which represent an independent variable of the function. The index values are used to map data sample values in a data array that is to be interpolated to the segment entries. By using an iterative process of mapping data samples to valid segment entries contained in each LUT portion, the architecture advantageously facilitates scaling to support larger LUTs and thus may be expanded to enable linear interpolation on multiple dimensions.