Abstract:
Methods, apparatus, and articles of manufacture to manage memory are disclosed. An example method includes mapping a cache memory to a random access memory, incrementing a counter in response to a data write to a cache line of the cache memory, decrementing the counter in response to a write-back of the data from the cache line, and committing the data to the RAM when the counter is equal to a threshold.
Abstract:
Example methods, apparatus, and articles of manufacture to access data are disclosed. A disclosed example method involves generating a key-value association table in a non-volatile memory to store physical addresses of a data cache storing data previously retrieved from a data structure. The example method also involves storing recovery metadata in the non-volatile memory. The recovery metadata includes a first address of the key-value association table in the non-volatile memory. In addition, following a re-boot process, the locations of the key-value association table and the data cache are retrieved using the recovery metadata without needing to access the data structure to re-generate the key-value association table and the data cache.
Abstract:
Example methods, apparatus, and articles of manufacture to access data are disclosed. A disclosed example method involves generating a key-value association table in a non-volatile memory to store physical addresses of a data cache storing data previously retrieved from a data structure. The example method also involves storing recovery metadata in the non-volatile memory. The recovery metadata includes a first address of the key-value association table in the non-volatile memory. In addition, following a re-boot process, the locations of the key-value association table and the data cache are retrieved using the recovery metadata without needing to access the data structure to re-generate the key-value association table and the data cache.
Abstract:
An embodiment provides a system and method for transaction commitment and replication. The method includes receiving a minitransaction from a client node at one or more memory nodes, wherein each memory node includes a number of replicas. The minitransaction is a type of transaction which atomically executes any combination of reading, comparing, and writing to any of a number of memory locations. The method also includes determining, for a leader of the replicas within a memory node, whether the leader is able to commit the minitransaction and stabilizing state changes of the minitransaction within a transaction log using a consensus procedure to update the replicas. The method further includes committing the minitransaction if, at each memory node, a quorum of the replicas is able to stabilize the minitransaction, or aborting the minitransaction otherwise.
Abstract:
In one example, a composite processor (100) includes a circuit board (1200), a first processor element package (1230), and a second processor element package (1240). The circuit board has an optical link (1211) and an electrical link (1221). The first processor element package (1230) includes a substrate (1231) with an integrated circuit (240), a sub-wavelength grating optical coupler (1232), and an electrical coupler (1233) coupled to the electrical link (1221) of the circuit board (1200). The second processor element package (1240) includes a substrate (1241) with an integrated circuit (240), a sub-wavelength grating optical coupler (1242), and an electrical coupler (1243) coupled to the electrical link (1221) of the circuit board (1220). The sub-wavelength grating optical coupler (1232) of the first processor element package (1230), the optical link (1211) of the circuit board (1220), and the sub-wavelength grating optical coupler (1242) of the second processor element package (1240) collectively define an optical communications path (1270) between the substrate (1231) of the first processor element package (1230) and the substrate (1241) of the second processor element package (1240).
Abstract:
Various embodiments of the present invention relate to electronically tunable ring resonators. In one embodiment of the present invention, a resonator structure (300,1200) includes an inner resonator disposed on a surface of a substrate, and a phase-change layer (304,1204) covering the resonator. The resonance wavelength of the resonator structure can be selected by applying of a first voltage that changes the effective refractive index of the inner resonator and by applying of a second voltage that changes the effective refractive index of the phase-change layer.
Abstract:
Methods and systems are provided that prevent buffer overflow in multibus systems. In one aspect, a method for controlling the flow of data in a multibus system includes, for each node having an associated broadcast bus in the multibus system, generating status information regarding available data storage space of each receive buffer of the node. The method includes broadcasting the status information to the other nodes connected to the broadcast bus and collecting status information regarding the available storage space of receive buffers of the other nodes connected to the broadcast bus. The method also includes determining whether or not to send data from the node to at least one of the other nodes over the broadcast bus based on the collected status information.
Abstract:
Non-volatile data structure managers and methods to manage non-volatile data structures are disclosed. An example non-volatile data structure manager includes a persistent data structure (PDS) to maintain at least one version of a non-volatile heap; a PDS versioner to create a version of the PDS reflective of a state of the non-volatile heap; and a memory updater to perform a direct memory update of the non-volatile heap in response to a write call routed from an application that shares a region of memory corresponding to the non-volatile heap as read-only, wherein the creation of the version of the PDS is caused by the direct memory update.
Abstract:
Various embodiments of the present invention are directed to systems and methods for all optical distributed arbitration for computer system components (1801-1804) communicatively coupled via a photonic interconnect in a computer system device. The embodiments of the optical arbitration in the computer system provides arbitration schemes with fixed priority (2000) and non-fixed priority (1830, 2200). The non-fixed priority scheme embodiments can provide fairness in arbitration. In some embodiments, delivery of light power and arbitration are combined (1830, 2001).
Abstract:
Systems and methods are provided for modulating, channels in dense wavelength division multiplexing (“DWDM”) systems. In one aspect, a modulation and wavelength division multiplexing system includes a channel source and a waveguide tree structure disposed on a substrate. The tree structure includes waveguides branching from a root waveguide. The waveguides include two or more terminus waveguides coupled to the channel source. The system also includes one or more modulator arrays disposed on the substrate. Each modulator array is optically coupled to one of the two or more terminus waveguides and is configured to modulate channels injected into a terminus waveguide from the channel source to produce corresponding optical signals that propagate from the terminus waveguide along one or more of the waveguides to the root waveguide.