利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

1 条记录 (耗时 0.013 秒)

    Method and apparatus for tolerating scheduling latency and achieving time alignment for transmit and receive signals in high-speed modems implemented on host processors
    1.
    发明授权
    Method and apparatus for tolerating scheduling latency and achieving time alignment for transmit and receive signals in high-speed modems implemented on host processors 有权
    用于容忍调度等待时间并实现主机处理器上实现的高速调制解调器中的发送和接收信号的时间对准的方法和装置

    公开(公告)号：US06425091B1

    公开(公告)日：2002-07-23

    申请号：US09243745

    申请日：1999-02-03

    申请人： Jian Yang ,  Venkatraman Gopal Krishnan

    发明人： Jian Yang ,  Venkatraman Gopal Krishnan

    IPC分类号： G06F104

    CPC分类号： H04L47/10 ,  H04L47/283 ,  H04M11/06

    摘要： The preferred embodiment of the present invention provides a method and apparatus for dealing with scheduling latency in high-speed modems (100) implemented on host processors (101). With the present invention, high scheduling latency of the host operating system (135) is tolerated without incurring large end-to-end transmission delay. In addition, time alignment between downstream and upstream signals (175, 180) is achieved even though the scheduling delay may be large and varying.

    摘要翻译： 本发明的优选实施例提供了一种用于处理在主处理器（101）上实现的高速调制解调器（100）中的调度等待时间的方法和装置。 利用本发明，允许主机操作系统（135）的高调度等待时间，而不会导致大的端到端传输延迟。 此外，即使调度延迟可能较大并且变化，也实现了下行信号和上行信号之间的时间对准（175,180）。