-
公开(公告)号:US20120096325A1
公开(公告)日:2012-04-19
申请号:US13330178
申请日:2011-12-19
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
IPC分类号: G01R31/3177 , G06F11/25
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: 测试访问端口(TAP)可以在IC和知识产权核心设计级别使用。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
公开(公告)号:US20110214027A1
公开(公告)日:2011-09-01
申请号:US13101730
申请日:2011-05-05
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
IPC分类号: G01R31/3177 , G06F11/25
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
3.
公开(公告)号:US08332700B2
公开(公告)日:2012-12-11
申请号:US13330178
申请日:2011-12-19
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
IPC分类号: G01R31/28
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
公开(公告)号:US20090210188A1
公开(公告)日:2009-08-20
申请号:US12434929
申请日:2009-05-04
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
公开(公告)号:US07962813B2
公开(公告)日:2011-06-14
申请号:US12434929
申请日:2009-05-04
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
IPC分类号: G01R31/28
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
公开(公告)号:US07546502B2
公开(公告)日:2009-06-09
申请号:US12117207
申请日:2008-05-08
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
IPC分类号: G01R31/28
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
公开(公告)号:US20080215282A1
公开(公告)日:2008-09-04
申请号:US12117207
申请日:2008-05-08
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
IPC分类号: G01R31/317 , G01R31/02
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
公开(公告)号:US07389456B2
公开(公告)日:2008-06-17
申请号:US11279503
申请日:2006-04-12
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
IPC分类号: G01R31/28
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
9.
公开(公告)号:US07058862B2
公开(公告)日:2006-06-06
申请号:US09864509
申请日:2001-05-24
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Kinra
IPC分类号: G01R31/28
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
10.
公开(公告)号:US08112684B2
公开(公告)日:2012-02-07
申请号:US13101730
申请日:2011-05-05
申请人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Vij
发明人: Lee D. Whetsel , Baher S. Haroun , Brian J. Lasher , Anjali Vij
IPC分类号: G01R31/28
CPC分类号: G01R31/3177 , G01R31/31727 , G01R31/318555
摘要: IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.
摘要翻译: IEEE 1149.1测试接入端口(TAP)可用于IC和知识产权核心设计级别。 TAP用作用于访问IC和核心内的各种嵌入式电路的串行通信端口,包括: IEEE 1149.1边界扫描电路,内置测试电路,内部扫描电路,IEEE 1149.4混合信号测试电路,IEEE P5001在线仿真电路和IEEE P1532系统编程电路。 可选择地访问IC内的TAP是理想的,因为在许多情况下,仅能够访问期望的TAP导致在IC内可以执行测试,仿真和编程的方式的改进。 描述了一种TAP链接模块,其允许使用1149.1指令扫描操作来选择性地访问嵌入在IC内的TAP。
-
-
-
-
-
-
-
-
-