公开(公告)号：US20190045090A1

公开(公告)日：2019-02-07

申请号：US16027263

申请日：2018-07-03

Applicant: MEDIATEK INC.

Inventor： Li-Hung Chiueh ,  Man-Ju Lee ,  Chen-Yu Hsiao

IPC: H04N5/08 ,  H04N5/247

Abstract: A reconfigurable pin-to-pin interface includes lane circuits and a reconfiguration circuit. A first lane circuit of the lane circuits obtains a first received signal by receiving a first input signal transmitted via a first lane. A second lane circuit of the lane circuits obtains a second received signal by receiving a second input signal transmitted via a second lane. When the second lane is used as one data lane and the first lane is used as one clock lane, the reconfiguration circuit redirects the first received signal to the second lane circuit for acting as an clock input of the second lane circuit. When the first lane is used as one data lane, the reconfiguration circuit blocks the first received signal from being redirected to the second lane circuit for acting as the clock input of the second lane circuit.