Method and circuit for monitoring and controlling duty margin of a signal

    公开(公告)号:US20220166412A1

    公开(公告)日:2022-05-26

    申请号:US17504485

    申请日:2021-10-18

    Applicant: MEDIATEK INC.

    Abstract: A duty margin monitoring circuit, coupled to a functional circuit which generates a first output signal in response to a target signal, includes a modulation circuit, a replica circuit and an error detection circuit. The modulation circuit is arranged to receive the target signal and modulate the target signal to generate a modulated target signal. The replica circuit is arranged to receive the modulated target signal and generate a second output signal in response to the modulated target signal. The error detection circuit is coupled to the functional circuit and the replica circuit to receive the first output signal and the second output signal and arranged to generate an error detection result according to the first output signal and the second output signal.

    Method and circuit for monitoring and controlling duty margin of a signal

    公开(公告)号:US11611334B2

    公开(公告)日:2023-03-21

    申请号:US17504485

    申请日:2021-10-18

    Applicant: MEDIATEK INC.

    Abstract: A duty margin monitoring circuit, coupled to a functional circuit which generates a first output signal in response to a target signal, includes a modulation circuit, a replica circuit and an error detection circuit. The modulation circuit is arranged to receive the target signal and modulate the target signal to generate a modulated target signal. The replica circuit is arranged to receive the modulated target signal and generate a second output signal in response to the modulated target signal. The error detection circuit is coupled to the functional circuit and the replica circuit to receive the first output signal and the second output signal and arranged to generate an error detection result according to the first output signal and the second output signal.

    Interface circuits to monitor and prevent overstress damage

    公开(公告)号:US10910829B2

    公开(公告)日:2021-02-02

    申请号:US15722705

    申请日:2017-10-02

    Applicant: MEDIATEK INC.

    Abstract: An interface circuit of an electronic device includes one or more pins, an internal circuit, an over-voltage protection circuit and a monitoring circuit. The pins are selectively connected to an external circuit. The over-voltage protection circuit is coupled between the internal circuit and at least one pin to prevent the internal circuit from being damaged by a voltage spike or a current surge received at the pin. The monitoring circuit is configured to monitor one or more electrical characteristics of at least one critical component in the internal circuit or the over-voltage protection circuit by monitoring the value of at least one parameter related to the electrical characteristics of the critical component. When the value of the parameter is outside of a safety range, the monitoring circuit outputs a warning signal.

Patent Agency Ranking