公开(公告)号：US20210241813A1

公开(公告)日：2021-08-05

申请号：US16781763

申请日：2020-02-04

Applicant: Micron Technology, Inc.

Inventor： Daniel B. Penney ,  Wiliiam C. Waldrop

IPC: G11C11/4076 ,  H03K3/037 ,  H03K19/20

Abstract: Memory devices receive a data signal and an accompanying data strobing signal, which informs the device that data is ready for latching. The data strobing signal enables capturing the data while the data signal transitions from a logic high to a logic low or vice versa, resulting in an indeterminate output (e.g., between 0 and 1). The indeterminate value may cause metastability in memory operations using the indeterminate output. To prevent or reduce metastability, a cascaded timing arbiter latch includes cascaded alternating NAND timing arbiters and NOR timing arbiters. In some embodiments, these logic gates are connected to transistors above and below the cascaded timing arbiters. The cascaded timing arbiters and/or transistors provide amplification on a feedback path of the latch. In other embodiments, the cascaded timing arbiters are isolated by inverters and are not connected to transistors. This embodiment reduces capacitive loading on nodes of the internal feedback path.