公开(公告)号：US5134579A

公开(公告)日：1992-07-28

申请号：US578139

申请日：1990-09-06

申请人： Mitsuharu Oki ,  Takao Yamazaki

发明人： Mitsuharu Oki ,  Takao Yamazaki

IPC分类号： G06F7/50 ,  G06F7/506 ,  G06F7/508

CPC分类号： G06F7/506 ,  G06F7/5095

摘要： A digital adder circuit has a plurality of adders for adding binary numbers. A carry calculator calculates carry data to a higher bit on the basis of added results of the plurality of adders, and a carry corrector adds the carry data to the added results of the plurality of adders. An accumulator accumulates a plurality of binary numbers sequentially supplied thereto. The accumulator includes more than two adders of a plurality of bits, a delay register for delaying each of outputs and each of carry outputs of the adders by a predetermined time. The binary numbers sequentially supplied thereto and a delayed output of the delay register are sequentially added by the adders, and a carry corrector supplied with an accumulated result expressed as redundant by each of outputs of the adders corrects each of the outputs by each of the carry outputs to generate an accumulated added result having no redundancy. Thus, the digital adder circuit and the accumulator can perform calculations at high speed without substantially increasing the size of the circuit.