-
公开(公告)号：US20230291605A1
公开(公告)日：2023-09-14
申请号：US18172142
申请日：2023-02-21
Applicant: NXP B.V.
Inventor： Lucas Pieter Lodewijk van Dijk , Martin Wagner , Gerald Kwakernaat
IPC: H04L12/40 , H04L41/0654
CPC classification number: H04L12/40169 , H04L41/0654 , H04L2012/40215
Abstract: An apparatus comprising a first and second terminal configured to couple the apparatus to a first and second bus wire of a communication bus; a transceiver arrangement for communicating with one or more network nodes via the communication bus, the transceiver arrangement configured to provide and receive differential signalling according to a communication scheme to/from the communication bus, wherein the communication scheme defines at least a voltage to be used to provide said differential signalling; the apparatus configured to: based on a fault detection signal indicative of the occurrence of a fault in at least the communication bus, transmit a reconfiguration signal for the network nodes and wherein at least part of the reconfiguration signal has a high-voltage-level comprising a voltage higher than that defined in the communication scheme for said differential signalling; and wherein said reconfiguration signal is configured to cause the network nodes to switch single-ended signalling.
-
Patent Agency Ranking
公开(公告)号：US10103630B1
公开(公告)日：2018-10-16
申请号：US15896850
申请日：2018-02-14
Applicant: NXP B.V.
Inventor： Lucas Pieter Lodewijk van Dijk , Martin Wagner , Gert van der Horn
Abstract: A power supply is disclosed. The power supply an output diode, a main switch coupled to the input filter and an output inductor coupled to the output diode and the main switch. The power supply also includes a bypass switch coupled to the main switch and configured to bypass the output inductor. A switch driver is included and the switch driver is configured to turn on the bypass switch and upon detecting the output diode in a blocking mode, turn on the main switch and turn off the bypass switch.
-
公开(公告)号：US20210406138A1
公开(公告)日：2021-12-30
申请号：US16913273
申请日：2020-06-26
Applicant: NXP B.V.
Inventor： Lucas Pieter Lodewijk van Dijk , Georg Olma , Martin Wagner
Abstract: A transceiver is disclosed. The transceiver includes a first receiver line, a first transmitter line, a second receiver line, and a second transmitter line, wherein the first receiver line and the second receiver line are coupled to a receiver line selector and the first transmitter line and the second transmitter line are coupled to a transmitter line selector. A system monitor is included that is configured to monitor a controller area network (CAN) bus and the first transmitter line and to select the second transmitter line and the second receiver line if an error condition is detected through the monitoring of the first transmission line. A bias voltage generator is included to generate a bias voltage for a terminating capacitor of the CAN bus, wherein the bias voltage generator is activated by the system monitor when an error condition is detected in the CAN bus.
-
公开(公告)号：US09454500B2
公开(公告)日：2016-09-27
申请号：US13919791
申请日：2013-06-17
Applicant: NXP B.V.
Inventor： Rainer Evers , Martin Wagner
IPC: G06F13/00 , G06F13/362 , G06F13/40 , H04L25/02
CPC classification number: G06F13/362 , G06F13/4072 , H04L25/028 , Y02D10/14 , Y02D10/151
Abstract: Aspects of the present disclosure are directed to single-wire bus communications. In accordance with one or more embodiments, a pull-up current is delimited when a single-wire bus circuit is operated at a dominant level during the transmission of data on the single-wire bus circuit. This approach can be implemented to facilitate power savings, such as in applications involving a master control circuit that transmits signals by driving the single-wire bus circuit between dominant and recessive levels.
Abstract translation: 本公开的方面涉及单线总线通信。 根据一个或多个实施例，当单线总线电路在单线总线电路上的数据传输期间以主要电平工作时，上拉电流被界定。 可以实现这种方法以便于功率节省，例如在涉及通过在显性和隐性水平之间驱动单线总线电路来发送信号的主控制电路的应用中。
-
公开(公告)号：US12113647B2
公开(公告)日：2024-10-08
申请号：US18172142
申请日：2023-02-21
Applicant: NXP B.V.
Inventor： Lucas Pieter Lodewijk van Dijk , Martin Wagner , Gerald Kwakernaat
IPC: H04L12/40 , H04L41/0654
CPC classification number: H04L12/40169 , H04L41/0654 , H04L2012/40215
Abstract: An apparatus comprising a first and second terminal configured to couple the apparatus to a first and second bus wire of a communication bus; a transceiver arrangement for communicating with one or more network nodes via the communication bus, the transceiver arrangement configured to provide and receive differential signalling according to a communication scheme to/from the communication bus, wherein the communication scheme defines at least a voltage to be used to provide said differential signalling; the apparatus configured to: based on a fault detection signal indicative of the occurrence of a fault in at least the communication bus, transmit a reconfiguration signal for the network nodes and wherein at least part of the reconfiguration signal has a high-voltage-level comprising a voltage higher than that defined in the communication scheme for said differential signalling; and wherein said reconfiguration signal is configured to cause the network nodes to switch single-ended signalling.
-
公开(公告)号：US20140372647A1
公开(公告)日：2014-12-18
申请号：US13919791
申请日：2013-06-17
Applicant: NXP B.V.
Inventor： Rainer Evers , Martin Wagner
IPC: G06F13/362
CPC classification number: G06F13/362 , G06F13/4072 , H04L25/028 , Y02D10/14 , Y02D10/151
Abstract: Aspects of the present disclosure are directed to single-wire bus communications. In accordance with one or more embodiments, a pull-up current is delimited when a single-wire bus circuit is operated at a dominant level during the transmission of data on the single-wire bus circuit. This approach can be implemented to facilitate power savings, such as in applications involving a master control circuit that transmits signals by driving the single-wire bus circuit between dominant and recessive levels.
Abstract translation: 本公开的方面涉及单线总线通信。 根据一个或多个实施例，当单线总线电路在单线总线电路上的数据传输期间以主要电平工作时，上拉电流被界定。 可以实现这种方法以便于功率节省，例如在涉及通过在显性和隐性水平之间驱动单线总线电路来发送信号的主控制电路的应用中。
-
-
-
-
-
Search Results
6
records
(took 0.012 seconds)
