Line verification tester
    1.
    发明授权
    Line verification tester 失效
    线路验证测试仪

    公开(公告)号:US3752940A

    公开(公告)日:1973-08-14

    申请号:US3752940D

    申请日:1972-07-10

    CPC classification number: H04M3/30

    Abstract: Card programable line verification tester apparatus iteratively and automatically establishes connections via old and replacement (e.g., ESS) switching apparatus to subscriber loop appearances on a main distributing frame. The assumed continuous tip and ring conduction paths are then tested for faults such as spurious battery, or short, open, high impedance or crossed connections.

    Abstract translation: 卡可编程线路验证测试仪器通过旧的和替换(例如,ESS)交换设备自动建立到主分配帧上的用户环路外观的连接。 然后测试假设的连续尖端和环形导电路径,以防止诸如伪电池或短路,开路,高阻抗或交叉连接之类的故障。

Patent Agency Ranking