Vertical current controlled silicon on insulator (SOI) device such as a silicon controlled rectifier and method of forming vertical SOI current controlled devices
    1.
    发明授权
    Vertical current controlled silicon on insulator (SOI) device such as a silicon controlled rectifier and method of forming vertical SOI current controlled devices 有权
    垂直电流控制绝缘体上硅(SOI)器件,例如可控硅整流器,以及形成垂直SOI电流控制器件的方法

    公开(公告)号:US08815654B2

    公开(公告)日:2014-08-26

    申请号:US11762811

    申请日:2007-06-14

    IPC分类号: H01L21/84 H01L27/02

    CPC分类号: H01L27/0262

    摘要: A Silicon on Insulator (SOI) Integrated Circuit (IC) chip with devices such as a vertical Silicon Controlled Rectifier (SCR), vertical bipolar transistors, a vertical capacitor, a resistor and/or a vertical pinch resistor and method of making the device(s). The devices are formed in a seed hole through the SOI surface layer and insulator layer to the substrate. A buried diffusion, e.g., N-type, is formed through the seed hole in the substrate. A doped epitaxial layer is formed on the buried diffusion and may include multiple doped layers, e.g., a P-type layer and an N-type layer. Polysilicon, e.g., P-type, may be formed on the doped epitaxial layer. Contacts to the buried diffusion are formed in a contact liner.

    摘要翻译: 具有诸如垂直硅控制整流器(SCR),垂直双极晶体管,垂直电容器,电阻器和/或垂直钳位电阻器等器件的绝缘体硅(SOI)集成电路(IC)芯片及其制造方法 s)。 器件通过SOI表面层和绝缘体层形成在晶种孔中。 通过衬底中的种子孔形成例如N型的掩埋扩散。 掺杂的外延层形成在掩埋扩散层上,并且可以包括多个掺杂层,例如P型层和N型层。 可以在掺杂的外延层上形成多晶硅,例如P型。 与埋入扩散部的接触形成在接触衬里中。