INTEGRATED CIRCUIT ARRANGEMENT FOR GENERATING A DIGITAL VARIABLE GAIN CONTROL SIGNAL
    1.
    发明申请
    INTEGRATED CIRCUIT ARRANGEMENT FOR GENERATING A DIGITAL VARIABLE GAIN CONTROL SIGNAL 有权
    用于产生数字可变增益控制信号的集成电路布置

    公开(公告)号:US20090289718A1

    公开(公告)日:2009-11-26

    申请号:US12324488

    申请日:2008-11-26

    CPC classification number: H03G3/001

    Abstract: The invention proposes an integrated circuit arrangement (10) for generating a digital variable gain control signal (SA) for a digitally variable gain amplifier (14), comprising: a memory (16) for storing at least one digital signal sequence (DS) defining a time gain profile, a controller (18) for generating the digital variable gain control signal (SA) by reading out the memory (16), and a programming interface (20) for programming the memory (16). The integrated circuit arrangement (10) in accordance with the invention makes it possible to read out e.g. a gain characteristic as needed at the time for an ultrasound or radar application of a VGA in fast response at a defined rate from the memory (16).

    Abstract translation: 本发明提出了一种用于产生用于数字可变增益放大器(14)的数字可变增益控制信号(SA)的集成电路装置(10),包括:存储器(16),用于存储至少一个数字信号序列(DS) 时间增益曲线,用于通过读出存储器(16)产生数字可变增益控制信号(SA)的控制器(18)和用于对存储器(16)进行编程的编程接口(20)。 根据本发明的集成电路装置(10)使得可以读出例如 在存储器(16)以规定的速率进行快速响应的VGA的超声波或雷达应用时所需的增益特性。

    INTEGRATED CIRCUIT ARRANGEMENT COMPRISING AT LEAST ONE DIGITAL-ANALOGUE CONVERTER
    2.
    发明申请
    INTEGRATED CIRCUIT ARRANGEMENT COMPRISING AT LEAST ONE DIGITAL-ANALOGUE CONVERTER 有权
    集成电路布置,包含至少一个数字模拟转换器

    公开(公告)号:US20080252501A1

    公开(公告)日:2008-10-16

    申请号:US12099992

    申请日:2008-04-09

    Inventor: STEPHAN MECHNIG

    CPC classification number: H03M1/08 H03M1/747

    Abstract: The invention relates to an integrated circuit arrangement (10) comprising at least one digital-analogue converter (12) with a multitude of current-source transistors (N1-N8) arranged parallel to each other for providing current components (I1-I8) that in each case are predetermined in a fixed manner and are used to form an analogue current signal, wherein control inputs of the current-source transistors (N1-N8) can be subjected to a shared adjustment potential by way of an adjustment potential line (14), which adjustment potential defines the individual current components (I1-I8), and comprising an adjustment circuit (16) for providing the adjustment potential at the adjustment potential line (14). In order to drastically reduce interference, in particular noise, in the individual current components (I1-I8), the integrated circuit arrangement (10) comprises an external connection (18), which is connected to the adjustment potential line (14) for connecting an external capacitor (C0).

    Abstract translation: 本发明涉及一种集成电路装置(10),该集成电路装置(10)包括至少一个数模转换器(12),多个电流源晶体管(N1-N8)彼此平行配置,用于提供电流分量(I1- I 8)在每种情况下都是以固定的方式预定的并且用于形成模拟电流信号,其中电流源晶体管(N 1 -N 8)的控制输入可以通过以下方式经受共享调整电位: 调整电位线(14),该调整电位定义各个电流分量(I 1 -I 8),并且包括用于在调整电位线(14)处提供调整电位的调整电路(16)。 为了大幅减少各个电流部件(I 1 -I 8)中的干扰(特别是噪声),集成电路装置(10)包括连接到调节电位线(14)的外部连接(18) 用于连接外部电容(C 0)。

Patent Agency Ranking